scispace - formally typeset
W

Waqar Ahmed

Researcher at University of the Sciences

Publications -  10
Citations -  187

Waqar Ahmed is an academic researcher from University of the Sciences. The author has contributed to research in topics: Reliability block diagram & HOL. The author has an hindex of 6, co-authored 10 publications receiving 153 citations. Previous affiliations of Waqar Ahmed include Concordia University.

Papers
More filters
Journal ArticleDOI

Reliability modeling and analysis of communication networks

TL;DR: This is the first in-depth review of the application of reliability modeling and analysis techniques in communication networks and critically evaluate the pros and cons of different approaches.
Journal ArticleDOI

Formalization of Reliability Block Diagrams in Higher-order Logic

TL;DR: A higher-order logic formalization of commonly used RBD configurations, such as series, parallel, parallel-series and series-parallel, and the formal verification of their equivalent mathematical expressions is presented.
Book ChapterDOI

Towards the Formal Reliability Analysis of Oil and Gas Pipelines

TL;DR: This paper provides a higher-order-logic formalization of reliability and the series RBD using the HOL theorem prover and presents the formal analysis of a simple pipeline that can be modeled as aseries RBD of segments with exponentially distributed failure times.
Proceedings ArticleDOI

Formal reliability analysis of wireless sensor network data transport protocols using HOL

TL;DR: The paper provides a higher-order-logic formalization of series, parallel and parallel-series RBDs that are used to do the formal reliability analysis of the end-to-end (e2e) data transport mechanism, and the Event to Sink Reliable Transport and Reliable Multi-Segment Transport data transport protocols.
Posted Content

Formalization of Fault Trees in Higher-order Logic: A Deep Embedding Approach

TL;DR: A deep embedding based formalization of Fault Tree gates is presented, which is in turn used to formalize other commonly used FT gates, i.e., NAND, NOR, XOR, Inhibit, Comparator and majority Voting, and the formal verification of their failure probability expressions.