X
Xinmin Tian
Researcher at Intel
Publications - 77
Citations - 2387
Xinmin Tian is an academic researcher from Intel. The author has contributed to research in topics: Compiler & SIMD. The author has an hindex of 27, co-authored 77 publications receiving 2362 citations. Previous affiliations of Xinmin Tian include IBM & John L. Scott.
Papers
More filters
Proceedings ArticleDOI
EXOCHI: architecture and programming environment for a heterogeneous multi-core multithreaded system
Perry Wang,Jamison D. Collins,Gautham N. Chinya,Hong Jiang,Xinmin Tian,Milind B. Girkar,Nick Y. Yang,Guei-Yuan Lueh,Hong Wang +8 more
TL;DR: Exoskeleton Sequencer (EXO), an architecture to represent heterogeneous accelerators as ISA-based MIMD architecture resources, and C for Heterogeneous Integration (CHI), an integrated C/C++ programming environment that supports accelerator-specific inline assembly and domain-specific languages are presented.
Journal ArticleDOI
Automatic Intra-Register Vectorization for the Intel® Architecture
TL;DR: A detailed overview of the automatic vectorization methods used by the high-performance Intel® C++/Fortran compiler together with an experimental validation of their effectiveness are provided.
Proceedings ArticleDOI
Design and implementation of transactional constructs for C/C++
Yang Ni,Adam Welc,Ali-Reza Adl-Tabatabai,Moshe Bach,Sion Berkowits,James Cownie,Robert Geva,Sergey Kozhukow,Ravi Narayanaswamy,Jeffrey V. Olivier,Serguei Preis,Bratin Saha,Ady Tal,Xinmin Tian +13 more
TL;DR: A software transactional memory system that introduces first-class C++ language constructs for transactional programming, a production-quality optimizing C++ compiler that translates and optimizes these extensions, and a high-performance STM runtime library are presented.
Proceedings ArticleDOI
Physical experimentation with prefetching helper threads on Intel's hyper-threaded processors
D. Kim,Shih-Wei Liao,P.H. Wang,J. del Cuvillo,Xinmin Tian,X. Zou,H. Wang,Donald Yeung,Milind B. Girkar,John Paul Shen +9 more
TL;DR: This study applies the helper threading idea on a real multithreaded machine, i.e., Intel Pentium 4 processor with hyper-threading technology, and shows that indeed it can provide wall-clock speedup on real silicon.
Patent
Mechanism for instruction set based thread execution on a plurality of instruction sequencers
Hong Wang,John Paul Shen,Ed Grochowski,James P. Held,Bryant Bigbee,Shivnandan Kaushik,Gautham N. Chinya,Xiang Zou,Per Hammarlund,Xinmin Tian,Anil Aggarwal,Scott D. Rodgers,Prashant Sethi,Baiju V. Patel,Richard A. Hankins +14 more
TL;DR: In this paper, a method for managing user-level threads on a first instruction sequencer in response to executing user level instructions on a second instruction sequencers that is under control of an application level program is presented.