Patent
Arrangement for monitoring two clock signals in a manner which is reliable in terms of signal technology
Reads0
Chats0
TLDR
In this article, the clock signals (clock 1, clock 2) are offset in time with respect to one another and trigger associated monostable multivibrators (MF1, MF2).Abstract:
In order to monitor two clock signals in a manner which is reliable in terms of signal technology against one of them remaining off or drifting away etc., for example in areas of stringent safety requirements, it is proposed that the clock signals (clock 1, clock 2) be offset in time with respect to one another and trigger associated monostable multivibrators (MF1, MF2). The monostable multivibrators (MF1, MF2) generate imaging signals (e1, e2) of defined pulse length which are applied to a non-equivalence comparator (1) which is reliable in signal technology terms and supplies an output signal (AV) which is monitored by a downstream-connected RS memory (2) which is reliable in signal technology terms. The output of said RS memory (2) is connected via amplification means (3, 4), which are reliable in signal technology terms, to a switching element (5) which influences an energy flow or signal flow and is reliable in signal technology terms. In a further embodiment, the clock signals (clock 1, clock 2) are offset equidistantly in time in error-free operation, the imaging signals (e1, e2) of the monostable multivibrators (MF1, MF2) which are triggered by the rising edges of the clock signals (clock 1, clock 2) being at the same interval and having the same pulse length.read more
Citations
More filters
Patent
Transmitter for an optical communication signal
TL;DR: In this paper, a transmitter for an optical RZ-DPSK communication signal consisting of an optical carrier, an electro-optical modulator, and a driver circuit for generating the driver signal from an electrical communication signal (DATA) is described.
Patent
Arrangement to monitor a two-channel secure computer so that signalling is secure
TL;DR: In this article, the clock signals of a two-channel secure computer are monitored for non-equivalence, and a switch (11 or 11') is triggered in each case, and applies an assigned process relay with guided contacts to an operating voltage, so that: - The operating voltage for each channel of the control part can be tapped for each case before and after make contacts, which are connected in series.
Patent
Method and circuit arrangement for using two processors to read values of two independently clocked counters, exchanging values therebetween, comparing two values to determine error when the comparison exceed a threshold
TL;DR: In this paper, a system for reliable monitoring of clock rates is described, where a first processor which receives a first clock rate causes a counter to count using this first clock rates.
References
More filters
Patent
Anti-valency detection circuit for logic circuit outputs - uses voltage divider with, diode bridge and transistor oscillator in two channel circuit
TL;DR: In this paper, the antivalency detection circuit, monitoring the binary output signals from a two-channel logic circuit, has a voltage divider (1, 2) connected in parallel with the signal inputs (E1, E2) a diode bridge circuit (3) is coupled to the voltage dividers and provides the control potential for a transistor oscillator circuit (5, 6, 8, 9) the latter has a feedback transformer (7) with its secondary circuit coupled to an amplifier stage (10, 11) providing an AC signal across its output if ant
Patent
Parallel channel signal transmission system - enables disturbances to be detected by comparison of signal with its inverse
TL;DR: In this article, the inverse of the signal comparator stages is used to detect the disturbance and to control output gating circuitry, and the comparator output is a constant when there is no disturbance.
Patent
Schaltungsanordnung zur signaltechnisch sicheren ueberwachung einer impulsfolge
TL;DR: In this paper, the arrival of individual pulses of a pulse sequence within a specified time interval is applied to a bistable multivibrator (FF) to whose two outputs (Q, Q) in each case one delay circuit (MFI, MF2) is connected, whose output signals (Q1, Q2) of identified type are monitored for non-equivalence by a non equivalence circuit (A).