Patent
Bitwise arbitration on a serial bus using arbitrarily selected nodes for bit synchronization
Reads0
Chats0
TLDR
In this paper, a serial data bus is coupled with a plurality of nodes and a transition from a first state to a second state is repeatedly transmitted onto the bus from a node arbitrarily selected from the plurality of node and is defined as the bit master.Abstract:
A plurality of nodes are coupled via a serial data bus A transition from a first state to a second state is repeatedly transmitted onto the bus from a node arbitrarily selected from the plurality of nodes and is defined as the bit master. One or more of the nodes transmits onto the bus dominant and recessive states at a first predetermined time after each transition. The transmitted states represent respective dominant and recessive bits of an attempted message. The plurality of nodes detect dominant and recessive states of the bus at a second predetermined time after each transition. Any of the one or more nodes that transmits a recessive bit at the first predetermined time and detects a dominant bit at the second predetermined time ceases transmission of bits onto the bus.read more
Citations
More filters
Patent
High Speed Embedded Protocol for Distributed Control Systems
TL;DR: In this article, a control network communication arrangement includes a second protocol embedded into a first protocol in a way that modules supporting the second protocol may be aware of and utilize the first protocol whereas modules supporting only the first Protocol may not be aware.
Patent
Communication system with a plurality of nodes communicably connected for communication based on NRZ (non return to zero) code
TL;DR: In this article, the activation frame is transmitted during a sleep mode and each node detects, as a data frame head, a dominant level when a signal on the line changes to the dominant level during a stand-by state of the line.
Patent
Device-to-device communication bus for distributed power management
TL;DR: In this article, the first byte of a packet is an Address byte uniquely identifying the sender and allowing hardware arbitration to uniquely select one of any number of senders who may wish to transmit and begin transmission simultaneously.
References
More filters
Journal ArticleDOI
An overview of controller area network
TL;DR: This article goes some way into explaining how CAN is used both at the hardware and the software levels.
Patent
High-throughput, low-latency next generation internet networks using optical tag switching
Gee-Kung Chang,Sung Joo Yoo +1 more
TL;DR: In this article, an optical signaling header (210) technique applicable to optical networks is proposed, where packet (620) routing information is embedded in the same channel or wavelength as the data payload (211) so that both the header (212) and data (211), respectively, propagate through network elements with the same path and associated delays.
Patent
Optical wavelength division multiplexed network system
Masataka C,Manish C +1 more
TL;DR: An optical wavelength division multiplexed network (OWDM) as mentioned in this paper is designed to permit communications between any of a plurality of nodes via a main trunk line constructed by interconnecting the nodes by use of an optical fiber in a ring form.
Patent
Multiple instance single value identifiers environmental control communication method and system
TL;DR: In this article, a method of communicating between a plurality of devices in a controller area network is disclosed, which includes authorizing a first device to transmit messages with a first identifier over the network, the first device transmitting a first message with the first identifier and a first value, and the devices which receive the first message assuming the first value as their respective values.
Patent
High level self-checking intelligent I/O controller
TL;DR: In this paper, the authors present an input/output controller for providing total data integrity for any single point failure, which consists of a processor module having two microprocessors, an associated memory, a direct memory access module ("DMA"), and a processor support module ("PSM"); a device drive interface; and a channel interface.