scispace - formally typeset
Patent

Crystallized silicon-on-insulator nonvolatile memory device

TLDR
In this paper, a nonvolatile memory device is presented, which utilizes a laser beam recrystallized silicon layer having source-channel-drain regions, where a gate is formed directly on a substrate of an insulative material (e.g. non-silicon material).
Abstract
Disclosed is a nonvolatile memory device which utilizes a laser beam recrystallized silicon layer having source-channel-drain regions. Underlying the recrystallized layer and separated therefrom by a memory dielectric is a gate in alignment with the source and drain. The gate is formed directly on a substrate of an insulative material (e.g. non-silicon material). The process of forming the above device comprises forming a conductive polysilicon gate on a substrate followed by a memory nitride layer deposition thereon. A thick oxide layer is formed over the nitride followed by removal of the thick oxide corresponding to a central portion of the gate thereby exposing the nitride therebeneath. The exposed nitride surface is thermally converted into a thin, stoichiometric memory SiO2. A doped polysilicon layer is then formed on the structure and thereafter converted to recrystallized silicon by subjecting it to laser radiation. The recrystallized silicon is patterned into the device active area and a source and drain in alignment with the underlying gate are implanted therein.

read more

Citations
More filters
Patent

Semiconductor device and method for forming the same

TL;DR: In this article, an active layer comprising a silicon semiconductor is formed on a substrate having an insulating surface Hydrogen is introduced into The active layer, a thin film comprising SiO x N y is formed to cover the active layer and then a gate insulating film comprising silicon oxide film formed on the thin film.
Patent

Thin film transistor array panel

TL;DR: In this paper, a gate line extending in a horizontal direction is formed on an insulating substrate, and a data line is formed perpendicular to the gate line defining a pixel of a matrix array.
Patent

Fully integrated single-crystal silicon-on-insulator process, sensors and circuits

TL;DR: In this paper, integrated semiconductor-on-insulator (SOI) sensors and circuits which are electrostatically bonded to a support substrate, such as glass or an oxidized silicon wafer, are disclosed.
Patent

SOI methods and apparatus

TL;DR: In this paper, a charge coupled device is fabricated from a monocrystalline semiconductor-on-insulator (SOI) composite structure, which is used in charge-coupled devices.
Patent

Laser processing apparatus and laser processing process

TL;DR: A laser processing process which comprises laser annealing a silicon film 2 μm or less in thickness by irradiating a laser beam 400 nm or smaller in wavelength and being operated in pulsed mode with a pulse width of 50 nsec or more is described in this paper.
References
More filters
Patent

MOS/SOS Process

TL;DR: In this article, an MOS process for fabricating multi-layer integrated circuits particularly suited for SOS fabrication is described, where transistors are fabricated both on the substrate level and in an overlying polysilicon layer.
Journal ArticleDOI

Threshold-alterable Si-gate MOS devices

TL;DR: In this paper, an electrically threshold-alterable n-channel MOS device with polysilicon gate is experimentally realized by employing a polyicon-oxynitride-nitride-oxide-silicon (SONOS) structure.
Patent

Semiconductor device having insulating film

TL;DR: In this article, the gate insulation film is used for a gate insulation in MISFETs, a capacitor or passivation film for semiconductor devices, and as a mask for selectively forming circuit elements.
Patent

Method of fabricating an mos memory array having electrically-programmable and electrically-erasable storage devices incorporated therein

Chiu Te-Long
TL;DR: In this article, a method for fabricating an MOS memory array is disclosed, wherein the method includes steps for constructing electricallyprogrammable and electrically-erasable memory cells (2, 198, 200) in combination with assorted peripheral devices (202, 204, 206) on a semiconductor substrate (8, 71).
Patent

Gate electrode for MNOS semiconductor memory device

TL;DR: In this paper, the gate electrode materials are either titanium or p + -doped polycrystalline silicon, with a gate dielectric layer having a low density of trapping states throughout its volume.