Proceedings ArticleDOI
Embedded test for a new memory-card architecture
D. Resnick
- pp 875-882
Reads0
Chats0
TLDR
An embedded test system is designed for the memory cards of a new Cray Inc. computer system that can test all aspects of the card including the SerDes paths, a large L3 cache, the memory controllers, and the memory parts mounted on the cards, with testing driven from a JTAG port.Abstract:
Requirements for a new Cray Inc. computer system mean that the system's memory cards have high-speed SerDes interfaces and multiple memory controllers in a semicustom IC close to the memory chips. As a result, the functionality of a card is much greater than is current practice, and the cards can not be connected to existing memory testers. An embedded test system is designed for the card that can test all aspects of the card including the SerDes paths, a large L3 cache, the memory controllers, and the memory parts mounted on the cards, with testing driven from a JTAG port. The test capability is based in a microcoded controller, with data packets being generated and checked rather than directly controlling the logic being exercised. Some of the test implementation discussed here is patent pending.read more
Citations
More filters
Patent
Apparatus and method for memory read-refresh, scrubbing and variable-rate refresh
TL;DR: In this article, a memory controller and method that provides a read-refresh (also called "distributed refresh") mode of operation, in which every row of memory is read within the refresh-rate requirements of the memory parts, with data from different columns within the rows being read on subsequent read-resh cycles until all rows for each and every column address have been read, scrubbing errors if found, thus providing a scrubbing function that is integrated into the readrefresh operation, rather than being an independent operation.
Patent
Apparatus and method for testing memory cards
David R. Resnick,Gerald A. Schwoerer,Kelly J. Marquardt,Alan M. Grossmeier,Michael L. Steinberger,Van L. Snyder,Roger A. Bethard +6 more
TL;DR: In this paper, a memory daughter card (MDC) is described, having a very high-speed serial interface and an on-card MDC test engine that allows one MDC to be directly connected to another MDC for testing purposes.
Patent
Method and apparatus for memory read-refresh, scrubbing and variable-rate refresh
TL;DR: In this paper, a memory controller and method that provides a read-refresh (also called "distributed refresh") mode of operation, in which every row of memory is read within the refresh-rate requirements of the memory parts, with data from different columns within the rows being read on subsequent read-resh cycles until all rows for each and every column address have been read, scrubbing errors if found, thus providing a scrubbing function that is integrated into the readrefresh operation, rather than being an independent operation.
Patent
System, apparatus, and method for memory built-in self testing using microcode sequencers
TL;DR: Built-in self-test (BIST) as mentioned in this paper is a technique for testing the memory device by loading microcode instructions into a main microcode sequencer and loading sub-routine instructions into the subroutine on the memory.
Patent
System and method for testing a packetized memory device
TL;DR: In this paper, integrated circuits, load boards and methods are disclosed, such as those associated with a memory testing system that includes an algorithmic pattern generator generating a pattern of command, address or write data digits according to an algorithm.