scispace - formally typeset
Patent

Field effect semiconductor device having an unsaturated triode vacuum tube characteristi

Reads0
Chats0
TLDR
The drain-current to drain-voltage characteristic simulates the anode-to-anode voltage characteristic of the triode vacuum tube very closely as mentioned in this paper, and the drain current will not flow where the drain voltage is below a certain threshold voltage, and will flow when the drain volage is above the threshold voltage exhibiting a linear resistance characteristic.
Abstract
A field effect transistor comprises a semiconductor channel, a source and a drain electrode formed at the opposite ends of the channel and a gate electrode provided on the side of the channel. The channel has a small impurity density and therefore the depletion layer extending from the gate goes deep into the channel to substantially close the conductive portion of the channel even in the absence of a gate voltage. The drain current will not flow where the drain voltage is below a certain threshold voltage, and will flow where the drain volage is above the threshold voltage exhibiting a linear resistance characteristic. This drain-current to drain-voltage characteristic simulates the anode-current to anode-voltage characteristic of the triode vacuum tube very closely.

read more

Citations
More filters
Patent

Spherical shaped semiconductor integrated circuit

TL;DR: In this article, a spherical shaped semiconductor integrated circuit and a system and method for manufacturing same is presented. But the physical dimensions of the ball allow it to adapt to many different manufacturing processes which otherwise could not be used.
Patent

Power MOS transistor with a plurality of longitudinal grooves to increase channel conducting area

TL;DR: In this article, the authors propose to contour the surface in the conductive channel region of the device so that the current carrying channel is wider than the plane surface that it occupies.
Patent

Power static induction transistor fabrication

TL;DR: In this article, a method for fabricating a gate-source structure for a recessed-gate static induction transistor is described by use of doped polysilicon to fill the recessed gate grooves after the gate groove have been etched and diffused.
Patent

Method of fabricating a static induction type recessed junction field effect transistor

TL;DR: In this paper, a junction field effect transistor (JFET) is constructed from a high resistivity N-type epitaxial layer which has been grown on a low resistivity n-type substrate of silicon.
Patent

Fabrication of junction field effect transistor with filled grooves

TL;DR: In this article, a junction field effect transistor (JFET) is constructed from a high resistivity N-type epitaxial layer which has been grown on a low resistivity n-type substrate of silicon.
References
More filters
Patent

Field-effect transistor

TL;DR: A field effect transistor is a semiconductor body having a channel region of a first type of conductivity, a control region of the second type, and an intermediate region between the channel and control regions and being less doped than the channel region as mentioned in this paper.
Patent

Method for making passivated field-effect transistor

TL;DR: A method of making a FIELD EFFECT Transistor in a SEMICONDUCTOR WAFER of one CONDUCTIVITY-type SEMI-CONDUCTOR MATERIAL is described in this paper, which includes inITIALLY forming an EPITAXIAL LAYER of OPPOSITE CONDCCS on the surface of the Wafer to form a first gate PN junction.
Patent

Gunn-type solid-state devices

TL;DR: In this article, a multi-terminal Gunn-type semiconductor microwave generator capable of producing signals of stable frequency over a frequency range is described, where a bias is applied through a third contact to the junction, referred to as a P/N junction.