Patent
Gate array having highly flexible interconnection structure
Reads0
Chats0
TLDR
In this paper, the basic cell of the gate array comprises a pMOS transistor having two FETs connected in series to each other and an nMOS transformer also having two fETs also connected in a series to the gate electrodes.Abstract:
A basic cell structure of a gate array that allows wiring in a macro cell is implemented solely by using first layer metallic wires and entails neither performance deterioration nor an increase in sell size. The basic cell of the gate array comprises a pMOS transistor having two FETs connected in series to each other and an nMOS transistor also having two FETs also connected in series to each other. The pMOS transistor and the nMOS transistor are formed on a substrate and arranged in parallel to each other, and gate electrodes corresponding to the FETs are commonly provided for the pMOS transistor and the nMOS transistor. In this structure, a first auxiliary wire is provided between the gate electrodes on the same layer as the gate electrodes. A second auxiliary wire is provided between adjacent basic cells also on the same layer as the gate electrodes. Wiring in a macro cell can be completed by using the first and second auxiliary wires of different types to form a two-dimensional structure. That is, wiring can be completed solely by using the first layer metallic wires.read more
Citations
More filters
Patent
Cell circuit and layout with linear finfet structures
TL;DR: In this paper, a cell circuit and corresponding layout is disclosed to include linear-shaped diffusion fins defined to extend over a substrate in a first direction so as to extend parallel to each other.
Patent
Semiconductor Integrated Circuit Device
TL;DR: In this article, a low-voltage control without largely increasing the circuit layout area in a low power consumption structure is presented. But the authors focus on the case of low-speed control, where the region operates on voltages between a power supply voltage and a virtual reference potential.
Patent
Methods for multi-wire routing and apparatus implementing same
Daryl Fox,Scott T. Becker +1 more
TL;DR: In this article, a rectangular interlevel connector array (RICA) is defined in a semiconductor chip, where a virtual grid for inter-level connector placement is defined to include a first set of parallel virtual lines that extend across the layout in a first direction, and a second set of Parallel Virtual Lines (RLs) that extend along a parallel virtual line in a second direction perpendicular to the first direction.
Patent
Methods for cell phasing and placement in dynamic array architecture and implementation of the same
TL;DR: In this paper, a logic block area is defined to include a first chip level where layout features are placed according to a first virtual grate, and a second chip level in which layout feature are placed based on a second virtual grate.
Patent
Finfet transistor circuit
Scott T. Becker,Michael C. Smayling,Dhrumil Gandhi,Jim Mali,Carole Lambert,Jonathan R. Quandt,Daryl Fox +6 more
TL;DR: In this article, the gate electrodes of the second finfet transistors of the first and second transistor types are electrically connected to each other and positioned on opposite sides of a gate electrode track.
References
More filters
Patent
Semiconductor integrated circuit device
Masuda Hiroyuki,Akazawa Takashi +1 more
TL;DR: In this paper, a logical circuit can be simply added without lowering the mounting rate of logical circuit by constituting lead wiring for output signals which is drawn out from a basic cell to a wiring formation region and is made of the same conductive layer as the electrode of the basic cell.
Patent
Symmetrical multi-layer metal logic array with continuous substrate taps and extension portions for increased gate density
TL;DR: In this paper, a gate array architecture was proposed that utilizes significantly less silicon area than the prior state-of-the-art gate array architectures and mirrors pairs of transistor columns to allow sharing of substrate taps between pairs of columns.
Patent
Semiconductor cmos gate array
TL;DR: In this paper, the first and second MOS transistors of a first conductivity type in each of which one of a source region and a drain region is commonly used, and gate electrodes of the fifth and seventh transistors are commonly used.
Patent
Semiconductor integrated circuit and method of fabricating same and method of arranging cells
TL;DR: In this article, the operating characteristics of a semiconductor integrated circuit including a transistor portion having operating characteristics which are not varied by wiring operation, and a method of fabricating the same are disclosed.
Patent
Gate array base cell with novel gate structure
TL;DR: In this article, a semiconductor 110 device includes an array of like base cells wherein each base cell includes at least one source 132 and one drain 130 region formed in a semiconducting substrate.