Patent
Information processing system having free field storage for nested processes
Reads0
Chats0
TLDR
In this paper, the authors describe an information processing system employing plural processors which system is provided with a free field storage array to accommodate operands and data segments of any size and format.Abstract:
This disclosure relates to an information processing system employing plural processors which system is provided with a free field storage array to accommodate operands and data segments of any size and format. Each of the respective memory storage units is, in fact, structure oriented. However, pairs of such storage units are provided with isolation units having the capability of extracting and inserting fields of information independent of the memory structure. During a fetching operation, the isolation unit is adapted to fetch two contiguous parallel words and a shifting network or barrel switch is provided to position the desired field for transfer to the requesting device. During a store operation, the shifting network or barrel switch is employed to position incoming data into the proper bit location of the memory. The selected field is determined by the starting bit and the length field information provided by the memory control word and also by the type of operation requested. Each of the requesting devices is provided with its own interface unit that contains logic to construct a memory control word for each memory module involved in a fetch or store operation. In this manner, the entire array of memory units will appear to each of the requesting devices as being free field or without structure.read more
Citations
More filters
Patent
Synchronous fault tolerant multi-processor system
TL;DR: A bus guardian unit as mentioned in this paper is a bus unit for a system in which processors, memories and other units are not grouped together physically but where any plurality of identical units can be made to operate in synchronism as though they were grouped together.
Patent
Circuits for accessing a variable width data bus with a variable width data field
TL;DR: In this paper, a general bit manipulator structure for parallel accessing a variable width data bus is presented, with a data bus of variable width Nc and a data field of Nf.
Patent
Method and apparatus for refreshing semiconductor memories in multi-port and multi-module memory system
TL;DR: A multi-module, multi-port memory system includes modules having semiconductor memory circuits which require periodic refreshing to retain the contents stored therein this paper, and priority circuits resolve conflicts between the multi-modal access of the memory modules and the refreshing requirements of memory circuits within the modules.
Patent
Data processing system utilizing data field descriptors for processing data files
TL;DR: A data field descriptor extends the flexibility of operand accesses by defining the attributes of a data field with regard to length, location and form of data representation at execution time.
Patent
Communicating message request transaction types between agents in a computer system using multiple message groups
TL;DR: In this article, the transmitting device transmits a packet header for a message request transaction that includes a message group sub-field that indicates one of a plurality of message groups and a format field that indicates whether the message request packet includes data.
References
More filters
Patent
Means for limiting field length of computed data
TL;DR: In this article, a limit register is loaded with any desired number representing the desired number of fields of the resultant data, while the counter is incremented as each field of resultant data is produced by the processor.