Patent
Iterative binary divider utilizing multiples of the divisor
Reads0
Chats0
TLDR
In this paper, a high speed divider is provided for a digital computer for generating a predetermined number of partial quotient bits per iteration by initially using a decode table implemented by a logic network to examine the high order bits of the divisor and another high order bit of the dividend, on the first iteration and on successive iterations, of the partial remainder.Abstract:
A high speed divider is provided for a digital computer for generating a predetermined number of partial quotient bits per iteration by initially using a decode table implemented by a logic network to examine a predetermined number of high order bits of the divisor and another predetermined number of high order bits of the dividend, on the first iteration, and on successive iterations, of the partial remainder. The decode table is generated using the principle that for a given range of the divisor and dividend, as established by fixing the high order digits thereof, a limited range of possible partial quotients exists. The number of difference networks required to form partial remainders is limited to the number of decoded possible values for the partial quotient to be generated. A number of trial possible partial remainders are generated by the difference networks using the multiples of the divisor equal to the decoded possible partial quotient values. A second decode table, implemented by a logic network, determines, from the multiples of the divisor gated to the difference networks, and the results determined therein, which has produced the new partial remainder for the next iteration. The bits of the partial quotient are determined by a selector which examines the multiples of the divisor gated to the difference networks and the network from which the new partial remainder was derived. The process of iteration continues until the entire quotient is generated.read more
Citations
More filters
Patent
Method and apparatus for shared radix 4 division and radix 4 square root
TL;DR: An improved logic structure and a method for implementing the same to perform division and square-root operations for radix four and higher is disclosed in this article, where a carry look-ahead adder for conversion to non-redundant form is presented.
Patent
High performance mantissa divider
TL;DR: In this article, a high performance floating-point mantissa divider employs SRT division, a Radix-4 redundant digit set and the principles of carry-save addition.
Patent
Two-bit binary divider
TL;DR: In this paper, a 2-bit, non-restore, look-ahead, binary division for a digital processor is presented, where 2 quotient bits are generated simultaneously during one adder cycle.
Patent
Binary divider with carry-save adders
TL;DR: In this article, a high-speed binary divider is provided which produces two quotient bits per processor cycle using two carry-save adders in a nonrestoring division mode with a delayed sign logic circuit selecting the adder having the required adder result for the current partial remainder.
Patent
Complex arithmetic unit
TL;DR: In this article, a complex arithmetic unit (CAU) was proposed for manipulating digital data representative of complex numbers. But the CAU was not designed to handle real and imaginary parts of complex operands.
References
More filters
Patent
Division utilizing multiples of the divisor stored in an addressable memory
TL;DR: In this article, a method and apparatus for the arithmetic division operation is disclosed in which a set of integral multiples of the divisor are stored in addresses corresponding to their respective multiplier.