Patent
Method and apparatus for the digital control of the phase of the system clock of a digital signal processing system
Reads0
Chats0
TLDR
In this paper, the phase of the system clock frequency of a digital signal processing system which processes an analog signal containing a reference signal was determined by sampling the analog reference signal and weighting the scanning values of the digitalized reference signal for obtaining a digital phase comparison variable.Abstract:
Method for digitally controlling the phase of the system clock frequency of a digital signal processing system which processes an analog signal containing a reference signal, wherein a fixed phase relation exists between the digitalized reference signal and the system clock frequency, which includes digitalizing the reference signal by sampling the analog reference signal, weighting the scanning values of the digitalized reference signal for obtaining a digital phase comparison variable, feeding the phase comparison variable through a digital PLL filter to a digitally controlled oscillator, and deriving the system clock frequency from the output signal of the digitally controlled oscillator, and an apparatus for carrying out the method.read more
Citations
More filters
Patent
Apparatus and method for synchronizing asynchronous signals
TL;DR: In this article, a method and apparatus for synchronization of high quality video like signals is presented, where full sync tip to peak white video is digitized in the preferred embodiment along with oversampling and interpolation so that errors are kept to unexpected low levels.
Patent
Dual clock domain interface between CPU and memory bus
Charles A. Lelm,William S. Jaffe +1 more
TL;DR: In this paper, a dual clock domain interface (DCDI) is proposed to isolate the timing domain of a central processing unit (CPU) from the timing domains of a memory bus.
Patent
Digital phase locked loop for regenerating the clock of an embedded signal
TL;DR: In this article, a system and method for generating a first clock frequency for a plurality of digital data bursts compressed in time was proposed, where each of the plurality of data bursts has been multiplexed into one of the data blocks of higher speed digital data.
Patent
Digital phase discrimination based on frequency sampling
TL;DR: In this paper, a sampling technique is employed that produces a stream of digital bits (X) containing relative phase information, from which a digital word indicative of the relative phase is formed using a digital filter.
Patent
Timing loop based on analog to digital converter output and method of use
TL;DR: In this article, the authors propose a device and process to compensate for asymmetrical qualities of an analog input signal, if present, and generate a timing signal. The timing signal is then used for analog to digital conversion.
References
More filters
Patent
Phase-locked circuit
Masaaki Kato,Keisuke Ogi +1 more
TL;DR: In this article, a phase-locked circuit with a burst separator for extracting a digital signal component corresponding to a color burst signal from a digital output signal from the analog-digital converter, a phase signal generator producing a reference phase signal, and a digital phase error detector circuit receiving the output signals from burst separators and phase signal generators and supplying the voltage controlled oscillator with an output signal corresponding to the phase difference between these input signals.
Patent
Method and apparatus for determining and controlling the sampling phase in sampling the burst signal of a color television signal
TL;DR: In this article, the burst signal of a color television signal is sampled at a rate which is a multiple of burst signal frequency, and the phase of the sampling pulses which are used to sample the burst signals, are adjusted in accordance with the determination, such that burst signals are sampled at the predetermined phase angle.
Patent
Synchronizing system with chroma parity detection
TL;DR: In this paper, the phase ambiguity is resolved with a phase sensor coupled to the zero-crossing detector and a chroma inverter responsive to the phase sensor for inverting the delayed chroma relative to the reference subcarrier.
Patent
Digital video signal processing filters with signal-to-noise enhancement
TL;DR: In this paper, a digital output tapped filter is provided in which the filtered output signals are latched into a first latch circuit by the clock signal which clocks the serial shift register, and the signals at the output of the latch circuit are thus immunized from signal ripple.