Patent
Method and device for communicating across a chip boundary including a serial-parallel data packet converter having flow control logic
Reads0
Chats0
TLDR
In this article, the serial to parallel data packet converter is used to convert serial data packets into parallel data for supply in a forward direction to the bus system, such that if the serial data packet has a length which exceeds the bus width, the data packet is converted into successive sets of parallel data and placed sequentially on the bus.Abstract:
A single chip integrated circuit device includes a bus system for effecting communication of parallel data on chip, functional circuitry connected to the bus system for executing an operation in response to parallel data received from the bus system, an external port, and a serial to parallel data packet converter interconnecting the parallel bus system and the external port. The external port includes a serial data input connector and a serial data output connector for supplying serial data packets between an external device and the integrated circuit device. The serial data packets each include a packet identifier indicating the length of the data packet and information defining an operation to be executed by the functional circuitry. The serial to parallel data packet converter is operable to read the packet identifier to determine the length of serial packets which are input through the port and to convert them into parallel data for supply in a forward direction to the bus system, such that if the serial data packet has a length which exceeds the bus width, the serial data packet is converted into successive sets of parallel data and placed sequentially on the bus system. The serial to parallel converter further includes flow control logic for indicating that it is ready to receive a subsequent data packet by transmitting a flow control signal in the reverse direction, and for requesting access to the bus system when the parallel data is ready to be output to the functional circuitry. In this device, the serial to parallel conversion of the serial packets into parallel data is effected without involving the functional circuitry, and the parallel data causes the functional circuitry to execute an operation dependent on the information contained in the serial packets from which it has been converted.read more
Citations
More filters
Patent
System and method for communicating with an integrated circuit
TL;DR: In this paper, the authors present a system and method for communicating with an integrated circuit that allows the integrated circuit to communicate debugging information and system bus transaction information with an external system.
Patent
Programmable microcontroller architecture(mixed analog/digital)
Warren Snyder,Monte Mar +1 more
TL;DR: In this article, a programmable array with both continuous time analog blocks and Switched Capacitor analog blocks are offered on a single chip along with programmable digital blocks, which can communicate together.
Patent
Apparatus and method for testing and debugging an integrated circuit
TL;DR: In this paper, a system including a frame capture module, a serializer, and a deserializer is described, where the serializer is configured serialize the first data frames to form serial messages that include serialized data.
Patent
Microcontroller Programmable System on a Chip
Warren Snyder,Monte Mar +1 more
TL;DR: In this article, the authors describe a microcontroller device having a microprocessor, programmable memory components, and programmable analog and digital blocks, which are configurable based on programming information stored in the memory components.
Patent
Graphical user interface for dynamically reconfiguring a programmable device
TL;DR: In this paper, an interface, system and method enabling dynamic reconfiguration of an electronic device in a convenient and efficient manner is presented, which enables basic operations, such as adding or deleting a device configuration and switching between different device configuration views/workspaces.
References
More filters
Patent
Microcontroller provided with hardware for supporting debugging as based on boundary scan standard-type extensions
TL;DR: A microprocessor comprises a processor element, a memory interface element, an IO interface, a debug support element, and an internal bus interconnecting all above elements as mentioned in this paper for easy debugging, it also comprises attached to the internal bus a registered boundary scan standard (JTAG) interface that accesses one or more scan chains inside the microprocessor.
Patent
Controller system or emulating local parallel minicomputer/printer interface and transferring serial data to remote line printer
TL;DR: In this article, a remote line printer system is used for printing on a line-by-line printer at a remote location, where a serializer converts character data from parallel to serial for transmission serially to a microprocessor controlled remote receiver via a communications line.
Patent
Microprocessor with debugging system
Takashi Miyamori,Tatsuo Yano +1 more
TL;DR: In this paper, a debugging module which receives part of the debugging function is placed in a microprocessor and is connected with a debugging tool outside the processor, in the normal mode while the processor executes a user program, the debugging module receives trace information and sends it to the debugging tool and also performs tasks related to the breakpoints.
Patent
Input/output bus for computer
TL;DR: A communication bus (14) provides bidirectional data communication between a computer (12) and various peripheral units including input/output processors (18, 20, 22) and a service processor (22) as mentioned in this paper.
Patent
Interleaved arbitration scheme for interfacing parallel and serial ports to a parallel system port
TL;DR: In this article, an arbitration circuit (10) is provided for selecting between a serial port (19) and a parallel port (21) for interface with a system port (17) having a system data bus (14), and a system address bus (16).