scispace - formally typeset
Patent

Method for liquid-phase thin film epitaxy

TLDR
In this paper, a device and method for liquid-phase thin film epitaxial growth are disclosed wherein yield and quality of semiconductors in the fabrication sequences are improved, where an electric furnace which is disposed outside a quartz tube, a plurality of boats which are disposed within the quartz tube in accordance with a sort of melting liquids and an auxiliary heating devices are disposed around the boats with a power source independent from the electric furnace.
Abstract
A device and method for liquid-phase thin film epitaxial growth are disclosed wherein yield and quality of semiconductors in the fabrication sequences are improved. The device comprises an electric furnace which is disposed outside a quartz tube, a plurality of boats which are disposed within the quartz tube in accordance with a sort of melting liquids and a plurality of auxiliary heating devices are disposed around the boats with a power source independent from the electric furnace. According to this fabrication sequence, after heating the inner part of the quartz tube up to a first temperature level by supplying the power source to the electric furnace, the melting liquids are firstly melted down enough by means of selectively heating the auxiliary heating devices up to a second temperature level higher than the first temperature level, the substrates are then moved to be in contact with the melting liquids and an epitaxial growth layer is consequently formed through selectively reducing the temperature of the auxiliary heating devices to other levels different from the first and second level.

read more

Citations
More filters
Patent

Transistor in a semiconductor device and method of manufacturing the same

Jung-Ho Lee
TL;DR: In this article, a transistor in a semiconductor device and method of manufacturing the same, more particularly to a new dual-gate P + salicide forming technology having an elevated channel and a source/drain using the selective SiGe epi-silicon growth technology.
Patent

Method of manufacturing a contact plug in a semiconductor device using selective epitaxial growth of silicon process

TL;DR: In this article, a method of manufacturing a contact plug in a semiconductor device using selective epitaxial growth of silicon (SEG) process is disclosed, which can significantly increase selectivity of a nitride film by an USG film on a polysilicon pattern during SEG process.
Patent

Method of manufacturing transistor having elevated source and drain regions

Ho Lee Jung
TL;DR: In this paper, a method of manufacturing a transistor having an elevated drain in a substrate includes the steps of: forming a gate structure on the substrate, providing a first doped region adjacent to one end of the gate structure, forming a second doped regions overlying the first region, the second region having a second dopant concentration level.
Patent

Method of Manufacturing a Semiconductor Device

TL;DR: In this article, a semiconductor chip with a first main face and a second main face opposite the main face is presented, and the semiconductor chips are removed at the second main faces except for a pre-defined portion.
Patent

Method of manufacturing a junction in a semiconductor device

TL;DR: In this paper, a self-aligned epitaxial silicon (SESS) is formed on the lower portion of a gate side-wall spacer, resulting in the improvement of a short channel characteristic by suppressing a facet occurred when forming an elevated source/drain junction (EDS) of the buried channel field effect transistors (BC-FETs).
References
More filters
Patent

Equilibrium growth technique for preparing PbS{HD x{b Se{hd 1-x {b epilayers

TL;DR: In this article, a high temperature method for the preparation of single and multiple epitaxial layers of single-phase lead sulfide-selenide, [Pb]a[SxSe1-x]1-a wherein x varies between one and zero, inclusive, and a=0.500+/-0.003, was presented.
Patent

Equilibrium growth technique for preparing PbSx Se1-x epilayers

TL;DR: In this paper, a high temperature method for the preparation of single and multiple epitaxial layers of single-phase lead sulfide-selenide, [Pb] a [S x Se 1-x ] 1-a wherein x varies between one and zero, inclusive, and a=0.500±0.003, was presented.
Patent

Method for producing a group IIB-VIB compound semiconductor crystal

TL;DR: In this paper, a temperature-difference method for growing a Group II-VI compound semiconductor crystal containing a Group VI element other than Te was proposed. But this method requires the crystal to be grown at a relatively low temperature by maintaining the vapor pressure of the VI group element at a predetermined value.
Patent

Lpe technique for reducing edge growth

TL;DR: In this paper, a liquid phase epitaxy technique using conventional slider apparatus is described, in which, after heating the source solution to saturation, the solution temperature is rapidly reduced so that supersaturation takes place but heterogeneous nucleation does not.
Patent

Method and apparatus for producing a multilayer semiconductor device utilizing liquid growth

TL;DR: In this article, a method for performing successive mass production of identical semiconductor devices each having a multi-layer structure consisting of a plurality of epitaxial layers successively deposited on a substrate without requiring, for each deposition, any steps of cooling and re-heating a boat provided with a multiplicity of wells each containing a solution therein.
Related Papers (5)