Patent
Mirrored memory dual controller disk storage system
Reads0
Chats0
TLDR
In this article, a disk storage control system includes dual controllers having real-time, synchronous, mirrored memory therebetween to provide immediate, accurate, and reliable failover in the event of controller failure.Abstract:
A disk storage control system includes dual controllers having real-time, synchronous, mirrored memory therebetween to provide immediate, accurate, and reliable failover in the event of controller failure. Non-volatile random access memory provides retention of data during a loss of power and during the manipulation of hardware for purposes of repair. A communication path is established within the mirrored memory between the controllers to monitor and coordinate their activities. The state of the mirrored memory is continuously monitored for accuracy of the mirror and failure detection. Concurrent and ready access by a host computer to the same disk storage control data set from each controller is provided without need for extra manipulation or extra direct memory access (DMA) activity to satisfy host requests. Accordingly, either controller can provide immediate and reliable failover control for the disk storage system. Furthermore, either controller can be hot swapped in the event of failure without the need for preparatory intervention. Finally, a secondary controller can recover a mirror image from a failed stand alone controller memory to provide continued operations thereby so long as the mirrored memory was not the failing component.read more
Citations
More filters
Patent
Modular wireless communicator
Dov Moran,Itay Sherman,Eyal Bychkov,Itay Cohen,Yaron Segalov,Tamir Demri,Eran Miller,Uri Ron,Tal Engelstein,Hagay Katz,Hagit Perry +10 more
TL;DR: In this paper, a wireless communicator including a housing, wireless communication functionality located within the housing, native user interface functionality cooperating with the wireless communication and including user interface surfaces located on at least one outer facing surface of the housing is described.
Patent
System and method for ensuring the availability of a storage system
TL;DR: In this article, a system and method for ensuring the availability of a storage system is presented, which includes the steps of providing a first iSCSI controller having a first network address for processing an I/O request sent to the first network access point, providing a second iSCI/O controller with a second network address, sensing the failure of the first controller, and arranging for the second controller to assume control of the 1/1/1 network address to receive the I /O request.
Patent
Error detection/correction code which detects and corrects component failure and which provides single bit error correction subsequent to component failure
TL;DR: In this paper, a memory controller comprises a check bit encoder circuit and a check/correct circuit, which are coupled to decode the encoded data block and perform at least the detection of (i) and (ii) on the data block.
Patent
Synchronization and resynchronization of loosely-coupled copy operations between a primary and a remote secondary DASD volume under concurrent updating
TL;DR: In this article, the authors propose a method for assuring consistency between a primary volume and a remote secondary volume where a host CPU manages track-to-track transfers using loosely-coupled, storage control unit mediated, data paths.
Patent
Storage management system and auto-RAID transaction manager for coherent memory map across hot plug interface
Steven Shrader,Robert A. Rust +1 more
TL;DR: A storage management system for a Redundant Array of Independent Disks (RAID) data storage system and an AutoRAID memory transaction manager for a disk array controller are disclosed in this paper.
References
More filters
Patent
Buffered peripheral system and method for backing up and retrieving data to and from backup memory device
TL;DR: A buffered peripheral system as mentioned in this paper consists of a backup memory and a primary control unit which has a buffer memory for temporarily storing a copy of the contents of buffer memory which stores data to be written to a peripheral device and a control device for issuing a command necessary to write the block stored in the buffer memory device to the peripheral device.
Patent
Multilevel, hierarchical, dynamically mapped data storage subsystem
TL;DR: The disk drive array data storage subsystem as discussed by the authors functions as a conventional large form factor disk drive memory, using an array of redundancy groups, each containing N+M disk drives, and does not modify data stored in a redundancy group but simply writes the modified data as a new record in available memory space on another redundancy group.
Patent
Data storage system for providing redundant copies of data on different disk drives
David Grant Beal,Fred Eifert,Henry Southworth Ludlam,Charles A. Milligan,George Arthur Rudeseal,Paul Robert Swiatek +5 more
TL;DR: A disk storage system that writes multiple copies of records directed to user-specified volumes is defined in this article, where a plurality of spaced apart control units interconnected by direct data links and a corresponding plurality of sets of recording means communicate over the direct data link when a write request is received by one control unit to cause one volume in each set of recording to write a copy of the received record.
Patent
Automated concurrent data backup system
TL;DR: In this article, the primary controller is coupled by separate logical buses to at least a set of paired mirrored or shadowed primary data storage devices, and a backup device controller is attached.
Patent
Disk array system
Thomas E. Idleman,Robert S. Koontz,David T. Powers,David H. Jaffe,Larry P. Henson,Joseph S. Glider,Kumar Gajjar +6 more
TL;DR: In this paper, a method and apparatus for controlling data flow between a computer and a group of memory devices arranged in a particular logical configuration is presented, where the first level controllers and the second level controllers work together such that if one of the second-level controllers fails, the routing between a first-level controller and the memory devices is switched to a properly functioning second level controller without the need to involve the computer in the rerouting process.