Patent
Multiple crc insertion in an output data stream
TLDR
In this paper, a computer program product, apparatus, and method for inserting multiple CRCs in an output data stream from a channel subsystem to a control unit are provided, including a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method.Abstract:
A computer program product, apparatus, and method for inserting multiple CRCs in an output data stream from a channel subsystem to a control unit are provided. The computer program product includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes receiving a message to transmit from the channel subsystem to the control unit. The method also includes determining a first CRC insertion position, and receiving a first CRC calculated over a first block of data in the message. The method additionally includes inserting the first calculated CRC at the first CRC insertion position, and determining a second CRC insertion position. The method further includes receiving a second CRC calculated over a second block of data in the message, and inserting the second calculated CRC at the second CRC insertion position.read more
Citations
More filters
Patent
System and method for validating program execution at run-time
TL;DR: In this article, a pipelined processor comprising a cache memory system, fetching instructions for execution from a portion of said cache memory systems, an instruction commencing processing before a digital signature of the cache line that contained the instruction is verified against a reference signature of cache line, the verification being done at the point of decoding, dispatching, or committing execution of the instruction, the reference signature being stored in an encrypted form in the processor's memory, and the key for decrypting the said reference signature was stored in a secure storage location.
Patent
Continuous run-time validation of program execution: a practical approach
TL;DR: The Run-time Execution Validator (REV) as discussed by the authors uses a signature cache integrated into the processor pipeline to perform live validation of executions, at basic block boundaries, and ensures that changes to the program state are not made by the instructions within a basic block until the control flow path into the basic block and the instructions in the Basic block are both validated.
Patent
Bi-directional data transfer within a single i/o operation
John R. Flanagan,Daniel F. Casper,Catherine C. Huang,Matthew J. Kalos,Njoku Ugochukwu,Dale F. Riedy,Gustav E. Sittmann +6 more
TL;DR: In this paper, a transport command word (TCW) is used to specify a location of the output data and a location for storing the input data for an input/output (I/O) operation at a host computer.
Patent
Providing indirect data addressing for a control block at a channel subsystem of an I/O processing system
Daniel F. Casper,John R. Flanagan,Catherine C. Huang,Matthew J. Kalos,Njoku Ugochukwu,Dale F. Riedy,Gustav E. Sittmann +6 more
TL;DR: In this article, the authors present a system for facilitating input/output (I/O) processing for an I/O operation at a host computer system configured for communication with a control unit.
Patent
System and method for security and privacy aware virtual machine checkpointing
Ping Yang,Kartik Gopalan +1 more
TL;DR: In this article, a checkpointing method for creating a file representing a restorable state of a virtual machine in a computing system, comprising identifying processes executing within the virtual machine that may store confidential data, and marking memory pages and files that potentially contain data stored by the identified processes, is presented.
References
More filters
Patent
Bundling of write data from channel commands in a command chain for transmission over a data link between data storage systems for remote data mirroring
TL;DR: In this paper, the authors propose to use the write data for all write commands in the chain into a single write command for transmission over the data link to the secondary data storage system containing the secondary (R2) volume.
Patent
Massively parallel processor computer
TL;DR: The massively parallel processor architecture as discussed by the authors enables very high speed processing of large amounts of ordered, parallel data, including spatial translation by shifting or "sliding" of bits vertically or horizontally to neighboring processing elements.
Patent
Storage virtualization by layering virtual disk objects on a file system
TL;DR: In this paper, the file system provides a virtualization system that aggregates physical storage of a set of disks or portions (e.g., extents) of disks into a pool of blocks that can be dynamically allocated to form a vdisk.
Patent
Hardware-based translating virtualization switch
Shahe Krakirian,Richard A. Walter,Subbaro Arumilli,Cirillo Lino Costantino,L. Vincent M. Isip,Subhojit Roy,Naveen S. Maveli,Daniel Ji Yong Park Chung,Stephen D. Elstad,Dennis Hideo Makishima,Daniel Y. Chung +10 more
TL;DR: In this paper, the authors present a virtualization agent for placing virtualization agents in the switches which comprise the SAN fabric, which can be used in either a standalone switch environment or in combination with other switching components located in a director level switch.
Journal ArticleDOI
When the CRC and TCP checksum disagree
Jonathan Stone,Craig Partridge +1 more
TL;DR: The highly non-random distribution of errors strongly suggests some applications should employ application-level checksums or equivalents, and proposes simple changes to several protocols which will decrease the rate of undetected error.