How to increase the voltage of UPS?
Answers from top 9 papers
More filters
| Papers (9) | Insight |
|---|---|
30 Citations | The proposed UPS approach is practical in low-power applications (les 500 W). |
| The consequences of inrush current can be the reduction of output voltage and tripping of protective devices of the UPS system. | |
31 Citations | A new power management technique is also proposed for the UPS. |
24 Dec 2012 9 Citations | This strategy will allow an effective optimization of the UPS system efficiency. |
28 Aug 2009 74 Citations | Experimental results carried out on two paralleled three phase, 40 kVA UPS units based on voltage-source inverters topologies confirm the validity of the theoretical discussion and the practical relevance of the phenomenon. |
24 Oct 2008 25 Citations | The proposed technique can be integrated with the existing voltage control and the PWM of the UPS inverter without any additional sensors. |
01 Jan 2004 29 Citations | The real power capability is improved compared with that of a conventional online UPS system, and extra loads can be connected to the UPS system during outage. |
01 Nov 2004 14 Citations | The proposed UPS system has high operation efficiency and high usage of the converter capacity, and good endurance against voltage transients or EMI noise resulted from the mains. |
20 Jun 2004 44 Citations | Results of two parallel-connected 1-kVA UPS inverters show the feasibility of the proposed approach. |
Related Questions
How to increase voltage across stacked CMOS?5 answersTo increase the voltage across stacked CMOS, one approach is to leverage the unique structure of stacked Nanosheet gate-all-around (GAA) transistors. By modulating the workfunction metal (WFM) thickness and the inter-nanosheet spacing (T sus ), the number of undoped voltage threshold (V t ) offerings within a CMOS device menu can be increased. This is in contrast to FinFET CMOS devices, which do not have T sus as a V t tuning option. Another method involves inserting input shielding transistors before the gate terminals of each input switching transistor. These shielding transistors have a gate terminal coupled to a shield voltage (Vshld) that is midway between ground potential and the positive power supply voltage. This allows the CMOS transistor logic circuitry to operate at higher power supply voltages while retaining lower voltage processing geometries.
Can I use UPS instead of voltage stabilizer for my TV?10 answers
How can I increase my CPU voltage?10 answers
How can I increase the voltage of my cell phone?7 answers
How do I increase the voltage on my AC stabilizer?9 answers
How to increase output voltage in Microtek inverter?19 answers