A
A. Giray Yaglikci
Researcher at ETH Zurich
Publications - 25
Citations - 486
A. Giray Yaglikci is an academic researcher from ETH Zurich. The author has contributed to research in topics: Computer science & Dram. The author has an hindex of 8, co-authored 12 publications receiving 215 citations.
Papers
More filters
Proceedings ArticleDOI
EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM
Skanda Koppula,Lois Orosa,A. Giray Yaglikci,Roknoddin Azizi,Taha Shahroodi,Konstantinos Kanellopoulos,Onur Mutlu +6 more
TL;DR: EDEN is the first general framework that reduces DNN energy consumption and DNN evaluation latency by using approximate DRAM devices, while strictly meeting a user-specified target DNN accuracy, and reliably improves the error resiliency of the DNN by an order of magnitude.
Proceedings ArticleDOI
CROW: a low-cost substrate for improving DRAM performance, energy efficiency, and reliability
Hasan Hassan,Minesh Patel,Jeremie S. Kim,A. Giray Yaglikci,Nandita Vijaykumar,Nika Mansouri Ghiasi,Saugata Ghose,Onur Mutlu +7 more
TL;DR: This work proposes Copy-Row DRAM (CROW), a flexible substrate that enables new mechanisms for improving DRAM performance, energy efficiency, and reliability and uses the CROW substrate to implement a low-cost in-DRAM caching mechanism that lowers DRAM activation latency to frequently-accessed rows by 38% and a mechanism that avoids the use of short-retention-time rows to mitigate the performance and energy overhead of DRAM refresh operations.
Proceedings ArticleDOI
Revisiting RowHammer: an experimental analysis of modern DRAM devices and mitigation techniques
Jeremie S. Kim,Minesh Patel,A. Giray Yaglikci,Hasan Hassan,Roknoddin Azizi,Lois Orosa,Onur Mutlu +6 more
TL;DR: In this paper, the authors present an experimental characterization of RowHammer on 1580 DRAM chips (408$\times$DDR3, 652$ \times/$DDR4, and 520$\ts$LPDDR4) from 300 DRAM modules (60$\ times$DRA3, 110$\te$DDA3, and 130$ \te$LDA3) with protection mechanisms disabled, spanning multiple different technology nodes from across each of the three major DRAM manufacturers.
Posted Content
Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques
Jeremie S. Kim,Minesh Patel,A. Giray Yaglikci,Hasan Hassan,Roknoddin Azizi,Lois Orosa,Onur Mutlu +6 more
TL;DR: Five state-of-the-art RowHammer mitigation mechanisms are evaluated using cycle-accurate simulation in the context of real data taken from chips to study how the mitigation mechanisms scale with chip vulnerability, and it is found that existing mechanisms either are not scalable or suffer from prohibitively large performance overheads in projected future devices.
Proceedings ArticleDOI
BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows
A. Giray Yaglikci,Minesh Patel,Jeremie S. Kim,Roknoddin Azizi,Ataberk Olgun,Lois Orosa,Hasan Hassan,Jisung Park,Konstantinos Kanellopoulos,Taha Shahroodi,Saugata Ghose,Onur Mutlu +11 more
TL;DR: BlockHammer as mentioned in this paper is a low-cost, effective, and easy-to-adopt RowHammer mitigation mechanism that prevents all RowHammers bit-flips while overcoming the two key challenges.