A
Aditya Gujja
Researcher at Arizona State University
Publications - 6
Citations - 357
Aditya Gujja is an academic researcher from Arizona State University. The author has contributed to research in topics: Soft error & Register file. The author has an hindex of 4, co-authored 6 publications receiving 197 citations.
Papers
More filters
Journal ArticleDOI
ASAP7: A 7-nm finFET predictive process design kit
Lawrence T. Clark,Vinay Vashishtha,Lucian Shifren,Aditya Gujja,Saurabh Sinha,Brian Cline,Chandarasekaran Ramamurthy,Greg Yeric +7 more
TL;DR: A high density, low-power standard cell architecture, developed using design/technology co-optimization (DTCO), as well as example SRAM cells are shown, and the PDK transistor electrical assumptions are explained, as are the FEOL and BEOL design rules.
Journal ArticleDOI
A Soft-Error Mitigated Microprocessor With Software Controlled Error Reporting and Recovery
TL;DR: A MIPS 4Kc compliant embedded microprocessor design that incorporates architectural features for software controlled soft-error recovery is presented and the processor demonstrates correct recovery, resuming program operation, from over 500 detected soft-errors, with no unrecoverable errors.
Proceedings ArticleDOI
Muller C-element Self-corrected Triple Modular Redundant Logic with Multithreading and Low Power Modes
Chandarasekaran Ramamurthy,Aditya Gujja,Vinay Vashishtha,Srivatsan Chellappa,Lawrence T. Clark +4 more
TL;DR: A fully pipelined 256-bit key and 128-bit data advanced encryption standard (AES) engine implemented at the 90 nm technology node using the proposed design and has a maximum performance of 400 MHz and 297 mW in TMR and multi-thread modes.
Proceedings ArticleDOI
Delay and power tradeoffs for static and dynamic register files
TL;DR: The relative timing and power advantages of the designs are shown to be dependent on the memory aspect ratio, i.e. array width and height.
Proceedings ArticleDOI
Redundant Skewed Clocking of Pulse-Clocked Latches for Low Power Soft Error Mitigation
TL;DR: An integrated methodology combining redundant clock tree synthesis and pulse clocked latches mitigates both SEU and SET with reduced power consumption and reduces energy per operation by 18% over an improved version of the prior approach.