G
Greg Yeric
Researcher at Synopsys
Publications - 48
Citations - 1362
Greg Yeric is an academic researcher from Synopsys. The author has contributed to research in topics: Standard cell & Multiple patterning. The author has an hindex of 17, co-authored 45 publications receiving 1090 citations.
Papers
More filters
Journal ArticleDOI
ASAP7: A 7-nm finFET predictive process design kit
Lawrence T. Clark,Vinay Vashishtha,Lucian Shifren,Aditya Gujja,Saurabh Sinha,Brian Cline,Chandarasekaran Ramamurthy,Greg Yeric +7 more
TL;DR: A high density, low-power standard cell architecture, developed using design/technology co-optimization (DTCO), as well as example SRAM cells are shown, and the PDK transistor electrical assumptions are explained, as are the FEOL and BEOL design rules.
Proceedings ArticleDOI
Exploring sub-20nm FinFET design with predictive technology models
TL;DR: Predictive MOSFET models are critical for early stage design-technology co-optimization and circuit design research and PTM for FinFET devices are generated for 5 technology nodes corresponding to the years 2012-2020 on the ITRS roadmap.
Proceedings ArticleDOI
Device and technology implications of the Internet of Things
Robert Campbell Aitken,Vikas Chandra,James Edward Myers,Bal S. Sandhu,Lucian Shifren,Greg Yeric +5 more
TL;DR: This talk looks at the trends and discusses some likely paths forward in the Internet of Things, where people interact with the world around them in entirely new ways.
Proceedings ArticleDOI
Moore's law at 50: Are we planning for retirement?
TL;DR: To continue to create compelling product scaling, it will increasingly require "all-of-the-above" advancements, more directly linking the MOS VLSI scaling to the circuits to the systems, in an era where future systems may be different than the computers the authors are familiar with.
Journal ArticleDOI
Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization
TL;DR: A coherent framework is proposed that uses depth first search, mixed integer linear programming, and backtracking method to enable LELE friendly Via-1 design and simultaneously optimize SADP-based local pin access and within-cell connections and improves pin access of the SCs and maximizes the pin access flexibility for routing.