A
Ali Afzali-Kusha
Researcher at University of Tehran
Publications - 316
Citations - 3885
Ali Afzali-Kusha is an academic researcher from University of Tehran. The author has contributed to research in topics: CMOS & Low-power electronics. The author has an hindex of 28, co-authored 306 publications receiving 3170 citations. Previous affiliations of Ali Afzali-Kusha include Amirkabir University of Technology & University of Turku.
Papers
More filters
Journal ArticleDOI
Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers
TL;DR: Four 4:2 compressors, which have the flexibility of switching between the exact and approximate operating modes, are proposed, which are used in the structures of parallel multipliers provides configurable multipliers whose accuracies may change dynamically during the runtime.
Journal ArticleDOI
RAP-CLA: A Reconfigurable Approximate Carry Look-Ahead Adder
TL;DR: A fast yet energy-efficient reconfigurable approximate carry look-ahead adder that has the ability of switching between the approximate and exact operating modes making it suitable for both error-resilient and exact applications is proposed.
Journal ArticleDOI
Ground plane fin-shaped field effect transistor (GP-FinFET): A FinFET for low leakage power circuits
TL;DR: In this article, a fin-shaped field effect transistor (FinFET) structure which uses ground plane concept is proposed and theoretically investigated, and the ground plane reduces the coupling of electric field between the source and drain reducing drain-induced barrier lowering (DIBL).
Journal ArticleDOI
Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation
TL;DR: In this paper, the authors present guidelines and best practices to minimize the generation, transmission, and reception of substrate noise, and different modeling approaches and computer simulation methods used in quantifying the noise coupling phenomena.
Journal ArticleDOI
RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing
TL;DR: An approximate multiplier that is high speed yet energy efficient is proposed that is to round the operands to the nearest exponent of two improving speed and energy consumption at the price of a small error.