A
Andrew Somerville
Researcher at University of New Brunswick
Publications - 3
Citations - 617
Andrew Somerville is an academic researcher from University of New Brunswick. The author has contributed to research in topics: Logic synthesis & Netlist. The author has an hindex of 3, co-authored 3 publications receiving 579 citations.
Papers
More filters
Journal ArticleDOI
VTR 7.0: Next Generation Architecture and CAD System for FPGAs
Jason Luu,Jeffrey Goeders,Michael Wainberg,Andrew Somerville,Thien Yu,Konstantin Nasartschuk,Miad Nasr,Sen Wang,Tim X. Liu,Nooruddin Ahmed,Kenneth B. Kent,Jason H. Anderson,Jonathan Rose,Vaughn Betz +13 more
TL;DR: Recent advances in the open source Verilog-to-Routing (VTR) CAD flow are described that enable further research in these areas and release new FPGA architecture files and models that are much closer to modern commercial architectures, enabling more realistic experiments.
Proceedings ArticleDOI
The VTR project: architecture and CAD for FPGAs from verilog to routing
Jonathan Rose,Jason Luu,Chi Wai Yu,Opal Densmore,Jeffrey Goeders,Andrew Somerville,Kenneth B. Kent,Peter Jamieson,Jason H. Anderson +8 more
TL;DR: The current status and new release of an ongoing effort to create a downstream full-implementation flow of Verilog to Routing is described, and the use of the new flow is illustrated by using it to help architect a floating-point unit in an FPGA, and compared with a prior, much longer effort.
Proceedings ArticleDOI
Improving memory support in the VTR flow
TL;DR: The extension of VTR to support implicit memories and the elaboration of explicit and implicit memories into soft logic, contributing to improved language support as well as available elaboration options for memories is discussed.