scispace - formally typeset
C

Cesar Sanchez-Perez

Researcher at Chalmers University of Technology

Publications -  7
Citations -  374

Cesar Sanchez-Perez is an academic researcher from Chalmers University of Technology. The author has contributed to research in topics: Antenna tuner & Amplifier. The author has an hindex of 6, co-authored 7 publications receiving 321 citations.

Papers
More filters
Proceedings ArticleDOI

On the impact of hardware impairments on massive MIMO

TL;DR: The effects of hardware impairments on a massive MU-MIMO single-cell system is examined by means of theory and simulation using simplified, well-established statistical hardware impairment models as well as more sophisticated and realistic models based upon measurements and electromagnetic antenna array simulations.
Posted Content

On the Impact of Hardware Impairments on Massive MIMO

TL;DR: In this paper, the effects of hardware impairments on a massive MU-MIMO single-cell system were examined by means of theory and simulation using simplified, well-established statistical hardware impairment models as well as more sophisticated and realistic models based upon measurements and electromagnetic antenna array simulations.
Journal ArticleDOI

Prediction of Nonlinear Distortion in Wideband Active Antenna Arrays

TL;DR: In this article, a dual-input power amplifiers (PAs) model for multi-antenna transmitters (TXs) is proposed, which is capable of considering the joint effects of PA nonlinearity, antenna crosstalk, and mismatch for wideband modulated signals.
Journal ArticleDOI

Design and Applications of a 300–800 MHz Tunable Matching Network

TL;DR: The potential of the manufactured tunable matching network for antenna mismatch compensation, antenna bandwidth extension and power amplifier efficiency improvement in back-off is showed.
Journal ArticleDOI

Optimized Design of a Dual-Band Power Amplifier With SiC Varactor-Based Dynamic Load Modulation

TL;DR: In this paper, a new methodology for the design of single/multi-band power amplifiers (PAs) with dynamic load modulation (DLM) is presented, in which varactor and transistor losses are considered to ensure maximum efficiency enhancement at each frequency.