C
Christopher Celio
Researcher at University of California, Berkeley
Publications - 13
Citations - 781
Christopher Celio is an academic researcher from University of California, Berkeley. The author has contributed to research in topics: Instruction set & Cache. The author has an hindex of 7, co-authored 13 publications receiving 703 citations. Previous affiliations of Christopher Celio include University of California & Massachusetts Institute of Technology.
Papers
More filters
Proceedings ArticleDOI
Graphite: A distributed parallel simulator for multicores
Jason E. Miller,Harshad Kasture,George Kurian,Charles Gruenwald,Nathan Beckmann,Christopher Celio,Jonathan Eastep,Anant Agarwal +7 more
TL;DR: This paper introduces the Graphite open-source distributed parallel multicore simulator infrastructure and demonstrates that Graphite can simulate target architectures containing over 1000 cores on ten 8-core servers with near linear speedup.
The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor
TL;DR: BOOM is a synthesizable, parameterized, superscalar out-of-order RISC-V core designed to serve as the prototypical baseline processor for future micro-architectural studies of out- of-order processors.
Journal ArticleDOI
Free-Flow Zone Electrophoresis of Peptides and Proteins in PDMS Microchip for Narrow pI Range Sample Prefractionation Coupled with Mass Spectrometry
Yong Ak Song,Michael Chan,Christopher Celio,Steven R. Tannenbaum,John S. Wishnok,Jongyoon Han +5 more
TL;DR: In this article, a simple fabrication method was developed to create a salt bridge for free-flow zone electrophoresis in PDMS chips by surface printing a hydrophobic layer on a glass substrate.
Journal ArticleDOI
Strober: fast and accurate sample-based energy simulation for arbitrary RTL
Donggyu Kim,Adam Izraelevitz,Christopher Celio,Hokeun Kim,Brian Zimmer,Yunsup Lee,Jonathan Bachrach,Krste Asanovic +7 more
TL;DR: This paper presents a sample-based energy simulation methodology that enables fast and accurate estimations of performance and average power for arbitrary RTL designs and can enable productive design-space exploration early in the RTL design process.
Proceedings ArticleDOI
DESSERT: Debugging RTL Effectively with State Snapshotting for Error Replays across Trillions of Cycles
Donggyu Kim,Christopher Celio,Sagar Karandikar,David Biancolin,Jonathan Bachrach,Krste Asanovic +5 more
TL;DR: DESSERT, an FPGA-accelerated methodology for simulation-based RTL verification, is presented, running on public-cloud FPGAs at extremely low cost, by catching bugs in a complex out-of-order processor hundreds of billions of cycles into SPEC2006int benchmarks running under Linux.