scispace - formally typeset
D

David J. Meyer

Researcher at United States Naval Research Laboratory

Publications -  134
Citations -  1933

David J. Meyer is an academic researcher from United States Naval Research Laboratory. The author has contributed to research in topics: Molecular beam epitaxy & High-electron-mobility transistor. The author has an hindex of 21, co-authored 126 publications receiving 1440 citations. Previous affiliations of David J. Meyer include United States Department of the Navy & Pennsylvania State University.

Papers
More filters
Patent

Epitaxial metallic transition metal nitride layers for compound semiconductor devices

TL;DR: A method for integrating epitaxial, metallic transition metal nitride (TMN) layers within a compound semiconductor device structure was proposed in this paper. But the TMN layers have a similar crystal structure to relevant semiconductors of interest such as silicon carbide (SiC) and the Group III-Nitrides (III-Ns).
Book ChapterDOI

MBE growth and characterization of gallium oxide

TL;DR: In this paper, the authors discuss molecular beam epitaxy (MBE) growth and characterization of β- and ǫ-Ga2O3, and then focus on homoepitaxial growth and metastable phase stabilization.
Journal ArticleDOI

Morphological and microstructural stability of N-polar InAlN thin films grown on free-standing GaN substrates by molecular beam epitaxy

TL;DR: In this paper, the sensitivity of the surface morphology and microstructure of N-polar-oriented InAlN to variations in composition, temperature, and layer thickness for thin films grown by plasma-assisted molecular beam epitaxy (PAMBE) has been investigated.
Book ChapterDOI

Fabrication and Characterization of GaN/AlN Resonant Tunneling Diodes

TL;DR: In this article, GaN/AlN resonant tunneling diodes were successfully demonstrated, and they could function well under the flux of very high current densities (e.g., ∼431 kA/cm2) without thermal breakdown.
Patent

Method for fabricating suspended mems structures

TL;DR: In this article, a process for fabricating a suspended microelectromechanical system (MEMS) structure comprising epitaxial semiconductor functional layers that are partially or completely suspended over a substrate is described.