D
David W. Milton
Researcher at IBM
Publications - 36
Citations - 423
David W. Milton is an academic researcher from IBM. The author has contributed to research in topics: Clock signal & Clock domain crossing. The author has an hindex of 12, co-authored 36 publications receiving 423 citations.
Papers
More filters
Patent
Method and system for logic verification using mirror interface
TL;DR: In this article, a cost-effective and highly reusable way of verifying external interfaces of cores on system-on-chip (SOC) designs is presented. But this also incurs cost and delay.
Proceedings ArticleDOI
At-Speed Structural Test For High-Performance ASICs
Vijay S. Iyengar,T. Yokota,K. Yamada,Theo Anemikos,Bob Bassett,M. Degregorio,Rudy Farmer,Gary D. Grise,Mark Johnson,David W. Milton,Mark Allan Taylor,Frank Woytowich +11 more
TL;DR: This paper presents a new method for at-speed structural test of ASICs, having no tight restrictions on the circuit design, and describes a method to test asynchronous clock domains simultaneously.
Patent
Method for efficient verification of system-on-chip integrated circuit designs including an embedded processor
TL;DR: In this paper, the authors present a method for using verification software for testing a system-on-chip (SOC) design including an embedded processor, where the verification software is used to generate and apply test cases to stimulate the SOC design in simulation; the results are observed and used to de-bug the design.
Patent
Method of developing re-usable software for efficient verification of system-on-chip integrated circuit designs
Robert J. Devins,Paul G. Ferro,Robert D. Herzl,Mark E. Kautzman,Kenneth A. Mahler,David W. Milton +5 more
TL;DR: In this article, the authors propose a method for developing re-usable software for the efficient verification of system-on-chip (SOC) integrated circuit designs, where the verification software is used to generate and apply test cases to stimulate components of a SOC design (cores) in simulation; the results are observed and used to de-bug the design.
Patent
Method of switching external models in an automated system-on-chip integrated circuit design verification system
TL;DR: In this paper, a system and method for verifying an integrated circuit design is presented, which consists of an I/O controller connected to one or more I/Os cores, the IC cores part of the integrated circuit, and a test operating system for controlling the switch.