D
Do-Hwan Oh
Researcher at Seoul National University
Publications - 7
Citations - 166
Do-Hwan Oh is an academic researcher from Seoul National University. The author has contributed to research in topics: Phase-locked loop & Ring oscillator. The author has an hindex of 5, co-authored 7 publications receiving 161 citations. Previous affiliations of Do-Hwan Oh include Samsung.
Papers
More filters
Journal ArticleDOI
A 1.0–4.0-Gb/s All-Digital CDR With 1.0-ps Period Resolution DCO and Adaptive Proportional Gain Control
TL;DR: With an adaptive proportional gain controller (APGC) which continuously adjusts a proportional gain, the proposed ADCDR recovers data with a low-jitter clock and tracks large input jitter rapidly, resulting in enhanced jitter performance.
Proceedings ArticleDOI
A 2.8Gb/s All-Digital CDR with a 10b Monotonic DCO
TL;DR: A 2.8Gb/s all-digital CDR uses a 10b glitch-free DCO which provides a 0.2 to 0.3% frequency tuning step to reduce the quantization effect and it achieves 7.2psrms jitter at 2.5Gb/S.
Journal ArticleDOI
A 1.2-V-only 900-mW 10 gb ethernet transceiver and XAUI interface with robust VCO tuning technique
Hyung-Rok Lee,Moon-Sang Hwang,Bongjoon Lee,Young-Deok Kim,Do-Hwan Oh,Jaeha Kim,Sanghyun Lee,Deog-Kyoon Jeong,Woojun Kim +8 more
TL;DR: In this article, the authors describe the design and implementation of a fully integrated 10 Gb Ethernet transceiver in a 0.13/spl mu/m CMOS process using only a 1.2 V supply.
Patent
Time-to-digital converter and all-digital phase-locked loop
TL;DR: In this paper, a time-to-digital converter (TDC) is defined, where a first signal and a second signal are received in phases using a plurality of delay elements which are coupled in series.
Proceedings ArticleDOI
A fully integrated 0.13 /spl mu/m CMOS 10 Gb Ethernet transceiver with XAUI interface
Hyung-Rok Lee,Moon-Sang Hwang,Bongjoon Lee,Young-Deok Kim,Do-Hwan Oh,Jaeha Kim,Sanghyun Lee,Deog-Kyoon Jeong,Wonchan Kim +8 more
TL;DR: In this article, a 10 Gb Ethernet transceiver chip integrated with a quad 3.125 Gb/s XAUI interface is implemented in 0.13 /spl mu/m CMOS and dissipates 898 mW from 1.2 V. A digital coarse control algorithm for VCOs reduced the VCO gains for noise immunity.