scispace - formally typeset
J

J.D Wu

Publications -  5
Citations -  185

J.D Wu is an academic researcher. The author has contributed to research in topics: Flip chip & Electromigration. The author has an hindex of 5, co-authored 5 publications receiving 178 citations.

Papers
More filters
Journal ArticleDOI

Fracture strength characterization and failure analysis of silicon dies

TL;DR: In this paper, the fracture strength of a silicon die is measured via the three-point bend test conducted using a micro-force tester, and it is observed that die strength strongly depends on the grinding patterns, i.e. minimum die strength in a wafer is found if the grinding mark is in parallel with the loading axis.
Journal ArticleDOI

A study in flip-chip UBM/bump reliability with effects of SnPb solder composition

TL;DR: Investigating the electromigration phenomenon of under-bump-metallization (UBM) and solder bumps of a flip-chip package under high temperature operation life test (HTOL) finds effects of current polarity and crowding are key factors to observed electromigration behavior of flip- chip packages.
Proceedings ArticleDOI

A study in flip-chip UBM/bump reliability with effects of SnPb solder composition

TL;DR: In this article, the effects of current polarity and crowding are key factors in the observed electromigration behavior of flip-chip packages under a high temperature operation life test (HTOL) and individual bump resistance history is used to evaluate UBM/bump degradation.
Journal ArticleDOI

Board level reliability of PBGA using flex substrate

TL;DR: Board level reliability test results of a flex substrate BGA under thermal and bend cyclic tests are presented and the effects of test board surface finish and substrate gold plating thickness on the joint fatigue life were found coupled.
Journal ArticleDOI

Board level reliability of a stacked CSP subjected to cyclic bending

TL;DR: Second (board) level reliability of a stacked chip scale package under cyclic bending is conducted to evaluate the structural integrity of solder interconnects to identify failure sites and mechanisms such as crack initiation and continuous growth to the complete fracture of solder joints.