J
Janice C. Lee
Researcher at Intel
Publications - 4
Citations - 672
Janice C. Lee is an academic researcher from Intel. The author has contributed to research in topics: Electronic circuit & Sequential logic. The author has an hindex of 4, co-authored 4 publications receiving 664 citations.
Papers
More filters
Proceedings Article
Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance
Keith Bowman,James W. Tschanz,Nam Sung Kim,Janice C. Lee,Christopher B. Wilkerson,Shih-Lien Lu,Tanay Karnik,Vivek De +7 more
TL;DR: A 65 nm resilient circuit test-chip is implemented with timing-error detection and recovery circuits to eliminate the clock frequency guardband from dynamic supply voltage (VCC) and temperature variations as well as to exploit path-activation probabilities for maximizing throughput.
Journal ArticleDOI
Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance
Keith Bowman,James W. Tschanz,Nam Sung Kim,Janice C. Lee,Christopher B. Wilkerson,Shih-Lien Lu,Tanay Karnik,Vivek De +7 more
TL;DR: In this article, a 65 nm resilient circuit test-chip is implemented with timing-error detection and recovery circuits to eliminate the clock frequency guardband from dynamic supply voltage (VCC) and temperature variations as well as to exploit path activation probabilities for maximizing throughput.
Patent
Sequential circuit with error detection
Keith Bowman,James W. Tschanz,Nam Sung Kim,Janice C. Lee,Christopher B. Wilkerson,Shih-Lien Lu,Tanay Karnik,Vivek De +7 more
TL;DR: In this article, a transition detector with a time borrowing latch is proposed to detect and initiate correction of late transitions at the input of a sequential circuit with error-detecting flip-flops.
Patent
Carbon nanotube fuse element
TL;DR: In this paper, a fuse element for a one-time programmable memory may include carbon nanotubes coupled to a first transistor node and to a second transistor node, which may have a first resistance which may be changed upon programming the memory cell with low current levels.