J
Ji-Su Ahn
Researcher at Samsung
Publications - 17
Citations - 172
Ji-Su Ahn is an academic researcher from Samsung. The author has contributed to research in topics: Layer (electronics) & Thin-film transistor. The author has an hindex of 5, co-authored 14 publications receiving 169 citations.
Papers
More filters
Patent
Method of forming polycrystalline silicon layer and atomic layer deposition apparatus used for the same
Yun-Mo Chung,Ki-Yong Lee,Min-Jae Jeong,Jin-Wook Seo,Jong-Won Hong,Heung-Yeol Na,Eu-Gene Kang,Chang Seok Rak,Tae-Hoon Yang,Ji-Su Ahn,Young-dae Kim,Byoung-Keon Park,Kil-won Lee,Dong-Hyun Lee,Sang-Yon Yoon,Jong-Ryuk Park,Choi Bo Kyung,Lisachenko Maxim +17 more
TL;DR: A method of forming polycrystalline silicon layer and an atomic layer deposition apparatus used for the same is described in this paper, which includes forming an amorphous silicon layer on a substrate, exposing the substrate having the amorphus silicon layer to a hydrophilic or hydrophobic gas atmosphere, placing a mask having at least one open and at least 1 closed portion over the ammorphous silicon layers, irradiating UV light toward the amomorphous silicon surface and the mask using a UV lamp, depositing a crystallization-inducing metal on the amogeneous silicon
Patent
Thin film transistor, method of fabricating the same, and organic light emitting diode display device having the TFT
TL;DR: In this paper, a thin film transistor (TFT) and an organic light emitting diode (OLED) display device having the TFT including a substrate, gate electrode disposed on the substrate, a gate insulating layer disposed on a gate electrode, a semiconductor layer disposing on the gate layer and crystallized using a metal catalyst, and source and drain electrodes disposed and electrically connected to the semiconductor layers.
Patent
Thin film transistor, method of manufacturing the same, and organic light emitting diode display device including the same
TL;DR: In this paper, a thin-film transistor for an organic light emitting diode (LED) was proposed, where the gate electrode is located at the pixel portion and the gate interconnection is at the interconnection portion.
Patent
Atomic layer deposition apparatus and method of fabricating atomic layer using the same
Heung-Yeol Na,Ki-Yong Lee,Min-Jae Jeong,Jong-Won Hong,Yun-Mo Chung,Eu-Gene Kang,Chang Seok Rak,Jin-Wook Seo,Ji-Su Ahn,Tae-Hoon Yang,Young-dae Kim,Byoung-Keon Park,Dong-Hyun Lee,Kil-won Lee,Jae-Wan Jung,Jong-Ryuk Park,Choi Bo Kyung,Sang-Hyun Yun +17 more
TL;DR: In this article, an atomic layer deposition apparatus includes a chamber, a vacuum pump to control a pressure in the chamber and a gas supply unit to supply a reaction gas into the chamber.
Journal ArticleDOI
Reduction of Off-State Currents in Silicon on Glass Thin Film Transistor by Off-State Bias Stress
Jae Won Choi,Jun Hyuk Cheon,Jae Hwan Oh,Jin Jang,Sungchul Kim,Ji-Su Ahn,C. Kosik Williams,James Gregory Couillard +7 more
TL;DR: In this article, the impact of off-bias stress on the performance of thin film transistors (TFTs) fabricated on single crystalline silicon-on-glass substrates was studied.