J
Jinian Bian
Researcher at Tsinghua University
Publications - 123
Citations - 575
Jinian Bian is an academic researcher from Tsinghua University. The author has contributed to research in topics: Floorplan & Model checking. The author has an hindex of 13, co-authored 122 publications receiving 558 citations.
Papers
More filters
Journal ArticleDOI
UNISM: Unified Scheduling and Mapping for General Networks on Chip
TL;DR: A unified task scheduling and core mapping algorithm called UNISM is proposed for different NOC architectures including regular mesh, irregular mesh and custom networks, and a novel graph model is proposed to consider the network irregularity and estimate communication energy and latency.
Proceedings ArticleDOI
Integrating dynamic thermal via planning with 3D floorplanning algorithm
Zhuoyuan Li,Xianlong Hong,Qiang Zhou,Shan Zeng,Jinian Bian,H.H. Yang,Vijay Pitchumani,Chung-Kuan Cheng +7 more
TL;DR: 3D floorplanning and thermal via planning approaches are implemented in a two-stage approach and can reduce thermal vias by 15% with 38% runtime overhead compared to a recent published result from [14].
Journal ArticleDOI
Hierarchical 3-D Floorplanning Algorithm for Wirelength Optimization
Zhuoyuan Li,Xianlong Hong,Qiang Zhou,Yici Cai,Jinian Bian,H.H. Yang,Vijay Pitchumani,Chung-Kuan Cheng +7 more
TL;DR: Experimental results show that the proposed algorithm improves wirelength by 14%-51% compared with previous 3-D floorplanning algorithms, and offers a potential way for high-performance3-D design.
Journal ArticleDOI
Efficient Thermal via Planning Approach and Its Application in 3-D Floorplanning
Zhuoyuan Li,Xianlong Hong,Qiang Zhou,Shan Zeng,Jinian Bian,Wenjian Yu,Hannah Honghua Yang,Vijay Pitchumani,Chung-Kuan Cheng +8 more
TL;DR: This paper investigates thermal via (T-via) planning during three-dimensional (3-D) floorplanning and solves the temperature constrained TVP problem by solving a sequence of simplified interlayer and intralayer TVP subproblems.
Proceedings ArticleDOI
A novel fixed-outline floorplanner with zero deadspace for hierarchical design
TL;DR: A novel SA-based Fixed-outline Floorplanner with the Optimal Area utilization named SAFFOA is introduced to improve the total wirelength and Local Refinement is also adopted to guide the SA process and reshape soft modules to meet the constraint on their aspect ratios (ARs).