我的台灣, 看見心靈的故鄉 =2009林磐聳藝術與設計展

/pdf/wd-yt-brwndd-lmy-dnshgh-lwm-pzshkhy-khrdstn-brss-shkhshy-lm-1zmnwizalx.pdf

وضعیت برونداد علمی دانشگاه علوم پزشکی کردستان براساس شاخصهای علم سنجی تا پایان سال 2011 میلادی

1998 국민건강·영양조사 - 계절별 영양조사

【臨床医学の展望 2012】 呼吸器病学

The computer systems security arms race between attackers and defenders are largely taken place in the domain of software systems, but as hardware complexity and design processes have envolved, novel and potent hardware-based security threats are now possible. This article presents Unused Circuit Identification (UCI), an approach for detecting suspicious circuits during design time, and BlueChip, a hybrid hardware/software approach to detaching suspicious circuits and making up for UCI classifier errors during runtime.

Overcoming an untrusted computing base: detecting and removing malicious hardware automatically

Hardware accelerators are key to the efficiency and performance of system-on-chip (SoC) architectures With high-level synthesis (HLS), designers can easily obtain several performance-cost trade-off implementations for each component of a complex hardware accelerator However, navigating this design space in search of the Pareto-optimal implementations at the system level is a hard optimization task We present COSMOS, an automatic methodology for the design-space exploration (DSE) of complex accelerators, that coordinates both HLS and memory optimization tools in a compositional way First, thanks to the co-design of datapath and memory, COSMOS produces a large set of Pareto-optimal implementations for each component of the accelerator Then, COSMOS leverages compositional design techniques to quickly converge to the desired trade-off point between cost and performance at the system level When applied to the system-level design (SLD) of an accelerator for wide-area motion imagery (WAMI), COSMOS explores the design space as completely as an exhaustive search, but it reduces the number of invocations to the HLS tool by up to 146×

https://dl.acm.org/doi/pdf/10.1145/3126566

COSMOS: Coordination of High-Level Synthesis and Memory Optimization for Hardware Accelerators

ESP is an open-source research platform for heterogeneous SoC design. The platform combines a modular tile-based architecture with a variety of application-oriented flows for the design and optimization of accelerators. The ESP architecture is highly scalable and strikes a balance between regularity and specialization. The companion methodology raises the level of abstraction to system-level design and enables an automated flow from software and hardware development to full-system prototyping on FPGA. For application developers, ESP offers domain-specific automated solutions to synthesize new accelerators for their software and to map complex workloads onto the SoC architecture. For hardware engineers, ESP offers automated solutions to integrate their accelerator designs into the complete SoC. Conceived as a heterogeneous integration platform and tested through years of teaching at Columbia University, ESP supports the open-source hardware community by providing a flexible platform for agile SoC development.

/pdf/agile-soc-development-with-open-esp-40nprz8dve.pdf

Agile SoC Development with Open ESP

Hardware accelerators are key to the efficiency and performance of system-on-chip (SoC) architectures. With high-level synthesis (HLS), designers can easily obtain several performance-cost trade-off implementations for each component of a complex hardware accelerator. However, navigating this design space in search of the Pareto-optimal implementations at the system level is a hard optimization task. We present COSMOS, an automatic methodology for the design-space exploration (DSE) of complex accelerators, that coordinates both HLS and memory optimization tools in a compositional way. First, thanks to the co-design of datapath and memory, COSMOS produces a large set of Pareto-optimal implementations for each component of the accelerator. Then, COSMOS leverages compositional design techniques to quickly converge to the desired trade-off point between cost and performance at the system level. When applied to the system-level design (SLD) of an accelerator for wide-area motion imagery (WAMI), COSMOS explores the design space as completely as an exhaustive search, but it reduces the number of invocations to the HLS tool by up to 14.6x.

/pdf/agile-soc-development-with-open-esp-hct0yr3dme.pdf

Agile SoC development with open ESP

Only few solutions for Hardware Trojan (HT) detection work at Register-Transfer Level (RTL), thus delaying the identification of possible security issues at lower abstraction levels of the design process In addition, the most of existing approaches work only for specific kinds of HTs To overcome these limitations, we present a verification approach that detects different types of HTs in RTL models by exploiting an efficient control-flow subgraph matching algorithm The prototypes of HTs that can be detected are modelled in a library by using Control-Flow Graphs (CFGs) that can be parametrised and extended to cover several variants of Trojan patterns Experimental results show that our approach is effective and efficient in comparison with other state-of-the-art solutions

Luca Piccolboni

Papers

COSMOS: Coordination of High-Level Synthesis and Memory Optimization for Hardware Accelerators

Agile SoC Development with Open ESP

COSMOS: Coordination of High-Level Synthesis and Memory Optimization for Hardware Accelerators

Agile SoC development with open ESP

Efficient Control-Flow Subgraph Matching for Detecting Hardware Trojans in RTL Models