M
Martin Horauer
Researcher at University of Applied Sciences Technikum Wien
Publications - 65
Citations - 457
Martin Horauer is an academic researcher from University of Applied Sciences Technikum Wien. The author has contributed to research in topics: FlexRay & Software. The author has an hindex of 11, co-authored 63 publications receiving 438 citations. Previous affiliations of Martin Horauer include Vienna University of Technology.
Papers
More filters
Journal ArticleDOI
Towards a Systematic Test for Embedded Automotive Communication Systems
TL;DR: This paper focuses on the test of distributed systems based on FlexRay, the protocol that is envisioned as the communication backbone for future automotive systems, and presents a decomposition of the system into layers and mechanisms, and a versatile strategy for monitoring and stimulation under various conditions.
Journal ArticleDOI
Specification and Implementation of the Universal TimeCoordinated Synchronization Unit (UTCSU)
TL;DR: An elaborated local clock, which is based on an adder driven by a fixed-frequency oscillator, which allows a fine grained rate adjustability apt for maintaining both local time with linear continuous amortization and accuracy information as needed in interval-based clock synchronization.
PSynUTC - Evaluation of a High Precision Time Synchronization Prototype System for Ethernet LANs
TL;DR: The evaluation results show that PSynUTC will achieve a worst case synchronization accuracy in the 100 ns range, which is an improvement of at least 4 orders of magnitude over conventional software-based approaches like NTP.
How to Distribute GPS-Time Over COTS-Based LANs
TL;DR: This paper shows how to distribute GPS-time with micro-accuracy and below even in Ethernet-based distributed systems, and reveals a time distribution accuracy down to the pus-range.
Book ChapterDOI
NTI: A Network Time Interface M-module for high-accuracy clock synchronization
TL;DR: The NTI is built around the authors' custom Universal Time Coordinated Synchronization Unit VLSI chip (UTCSU-ASIC), which contains most of the hardware support required for interval-based clock synchronization.