P
Peter Puschner
Researcher at Vienna University of Technology
Publications - 139
Citations - 5751
Peter Puschner is an academic researcher from Vienna University of Technology. The author has contributed to research in topics: Worst-case execution time & Code generation. The author has an hindex of 32, co-authored 137 publications receiving 5474 citations. Previous affiliations of Peter Puschner include University of Vienna & Information Technology University.
Papers
More filters
Proceedings ArticleDOI
Measurement-based worst-case execution time analysis
TL;DR: This work presents the cornerstones of a new measurement-based WCET analysis method that successfully addresses the problems of execution-time modeling of the hardware and the path problem that forbids capturing the worst-case execution time (WCET) by end-to-end measurements due to limits in computational complexity.
Proceedings ArticleDOI
Automatic Timing Model Generation by CFG Partitioning and Model Checking
TL;DR: A new measurement-based worst-case execution time (WCET) analysis method that uses heuristic methods and model checking to generate test data, forcing the execution of selected paths to perform run-time measurements.
Proceedings ArticleDOI
Principles of timing anomalies in superscalar processors
TL;DR: The general principle behind timing anomalies is elaborated and a general criterion (resource allocation criterion) is proposed that provides a necessary (but not sufficient) condition for the occurrence of timing anomalies in a processor.
Proceedings ArticleDOI
Obstacles in Worst-Case Execution Time Analysis
Raimund Kirner,Peter Puschner +1 more
TL;DR: The current state of the art of WCET analysis is presented and the main problems to be solved are pointed to, i.e., the precise determination of possible processor states at different program locations and the path problem.
Proceedings ArticleDOI
Fully automatic worst-case execution time analysis for MATLAB/Simulink models
TL;DR: This paper demonstrates how worst-case execution time (WCET) analysis is integrated into such a high-level application design and simulation tool MATLAB/Simulink-thus providing a higher-level interface to WCET analysis.