S
S.D. Kulchycki
Researcher at Stanford University
Publications - 2
Citations - 102
S.D. Kulchycki is an academic researcher from Stanford University. The author has contributed to research in topics: CMOS & Switched capacitor. The author has an hindex of 2, co-authored 2 publications receiving 101 citations.
Papers
More filters
Journal ArticleDOI
A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC
TL;DR: A pipelined analog-to-digital converter (ADC) architecture suitable for high-speed (150 MHz), Nyquist-rate A/D conversion is presented and an experimental prototype of the proposed ADC has been integrated in a 0.18-/spl mu/m CMOS technology.
Proceedings ArticleDOI
A 150MS/s 8b 71mW time-interleaved ADC in 0.18/spl mu/m CMOS
TL;DR: This paper presents a 150 MS/s 8 bit time-interleaved ADC which has been built in 0.18 /spl mu/m CMOS and results in a 45.4 dB SNDR for an 80 MHz input frequency, while dissipating 71 mW from a 1.8 V supply.