S
Saeid Nooshabadi
Researcher at Michigan Technological University
Publications - 206
Citations - 1432
Saeid Nooshabadi is an academic researcher from Michigan Technological University. The author has contributed to research in topics: CMOS & Decoding methods. The author has an hindex of 19, co-authored 205 publications receiving 1353 citations. Previous affiliations of Saeid Nooshabadi include Hobart Corporation & Gwangju Institute of Science and Technology.
Papers
More filters
Proceedings ArticleDOI
High performance clocked CMOS adiabatic inverter driver with single stage data input
TL;DR: This paper presents the design of a highly energy efficient CMOS adiabatic inverter driver (scal-driver), which uses a single input stage based on a single transistor driving cross-coupled CMOS inverters which provide the memory function.
Proceedings ArticleDOI
Locating and Disregarding the Information from Compromised Sensors in a WSN
TL;DR: An algorithm for locating the compromised sensor within a network of cooperating sensors and disregarding the information it sends to the base station is proposed, which helps prevent activating wrong response mechanisms based on the compromised received information.
Architecture and Design of a Very Fast Real Time Delay Insensitive Asynchronous Morphological
TL;DR: Simulation of architecture implementation in GaAs MESFET 0.6pm Vitesse technology demonstrates the reliubility of this ASIC system for high end image processing applications.
Journal ArticleDOI
Extrinsic Radar Calibration With Overlapping FoV and Hitch Ball Position Estimation
TL;DR: In this article, two automotive radars installed in the taillight fixtures of a truck are considered and their orientation is defined with respect to the straight line connecting them and extrinsically calibrated the radar geometry by estimating the rotation (mount angle) and translation parameters that are needed to transform the detections from the radars onto a coordinate system whose origin is at the truck's hitch ball.
Journal ArticleDOI
On the design and optimization of symmetric low swing to high swing level converter for on-chip interconnects
TL;DR: In this article, a series of symmetric high performance, low to full swing level converters (udld1-converter to udld5-Converter) for recovering signal levels at the receiver end of the global interconnects with large capacitive loads are presented.