S
Sai Sourabh Yenamachintala
Researcher at National Institute of Technology, Warangal
Publications - 4
Citations - 32
Sai Sourabh Yenamachintala is an academic researcher from National Institute of Technology, Warangal. The author has contributed to research in topics: Multiplication algorithm & Karatsuba algorithm. The author has an hindex of 2, co-authored 4 publications receiving 21 citations. Previous affiliations of Sai Sourabh Yenamachintala include Texas A&M University.
Papers
More filters
Proceedings ArticleDOI
FPGA implementation of vedic floating point multiplier
TL;DR: An IEEE-754 based Vedic multiplier has been developed to carry out both single precision and double precision format floating point operations and its performance has been compared with Booth and Karatsuba based floating point multipliers.
Journal ArticleDOI
Energy-efficient FPGA Spiking Neural Accelerators with Supervised and Unsupervised Spike-timing-dependent-Plasticity
TL;DR: This article explores bio-plausible spike-timing-dependent-plasticity (STDP) mechanisms to train liquid state machine models with and without supervision and pursues efficient hardware implementation of FPGA LSM accelerators by performing algorithm-level optimization of the two proposed training rules and exploiting the self-organizing behaviors naturally induced by STDP.
Proceedings ArticleDOI
FPGA Implementation of 160- Bit Vedic Multiplier
TL;DR: This work discusses one of the 16 sutras, urdhva tiryakbhyam sutra for multiplication, and two other multiplication algorithms namely, Booth and Karatsuba have been considered for the purpose of performance comparison.
Proceedings ArticleDOI
WSN implementation of 160-bit Vedic mulitplier
TL;DR: The implementation of Vedic algorithm on wireless sensor nodes is discussed, which shows the performance of 160-bit Vedic multiplier is compared to that of a 160- bit Karatsuba multiplier.