S
Soo-Young Oh
Researcher at Hewlett-Packard
Publications - 52
Citations - 966
Soo-Young Oh is an academic researcher from Hewlett-Packard. The author has contributed to research in topics: Interconnect bottleneck & Very-large-scale integration. The author has an hindex of 15, co-authored 51 publications receiving 952 citations.
Papers
More filters
Journal ArticleDOI
Rapid characterization and modeling of pattern-dependent variation in chemical-mechanical polishing
B.E. Stine,Dennis Ouma,R. Divecha,Duane S. Boning,J.E. Chung,D. L. Hetherington,C.R. Harwoo,O.S. Nakagawa,Soo-Young Oh +8 more
TL;DR: New test mask designs and associated measurement and analysis methods are presented to efficiently characterize and model polishing behavior as a function of layout pattern factors-specifically area, pattern density, pitch, and perimeter/area effects.
Patent
Computer-aided design methods and apparatus for multilevel interconnect technologies
TL;DR: In this article, the authors present a graphical display and computation tools for calculation and display of capacitance and other electrical characteristics of multilevel VLSI, PCB, and MCM interconnects.
Journal ArticleDOI
A simple and accurate method to measure the threshold voltage of an enhancement-mode MOSFET
TL;DR: In this paper, a simple method to measure the V T of an enhancement-mode MOSFET was developed based on the analytical model of the sub-threshold current, determined to be the gate voltage at which the I DS reaches the constant threshold current, and this method is accurate over a wide range of device dimensions, bias conditions, and operating temperatures.
Proceedings ArticleDOI
Using a statistical metrology framework to identify systematic and random sources of die- and wafer-level ILD thickness variation in CMP processes
E. Chang,B.E. Stine,Tinaung Maung,R. Divecha,Duane S. Boning,J.E. Chung,Keh-Jeng Chang,G. Ray,D. Bradbury,O.S. Nakagawa,Soo-Young Oh,Dirk J. Bartelink +11 more
TL;DR: A statistical metrology framework is used to identify systematic and random sources of interconnect structure (ILD thickness) variation, and for a representative CMP process, it is found that die-level neighborhood interactions are comparable to die- level feature-dependent effects.
Patent
Method and system for determining statistically based worst-case on-chip interconnect delay and crosstalk
TL;DR: In this paper, a method and system of determining circuit performance-related characteristics, particularly delay and crosstalk, of interconnects includes defining a number of process variables which exhibit Gaussian distributions with respect to geometrical variances.