S
Steven M. Burns
Researcher at University of Washington
Publications - 14
Citations - 898
Steven M. Burns is an academic researcher from University of Washington. The author has contributed to research in topics: Asynchronous communication & Asynchronous system. The author has an hindex of 12, co-authored 14 publications receiving 888 citations.
Papers
More filters
Journal ArticleDOI
Placement and routing tools for the Triptych FPGA
TL;DR: Automatic mapping tools for Triptych, an FPGA architecture with improved logic density and performance over commercial FPGAs, and extensions to these algorithms for mapping asynchronous circuits to Montage, the first FGPA architecture to completely support asynchronous and synchronous interface applications are described.
Journal ArticleDOI
An FPGA for implementing asynchronous circuits
TL;DR: Montage is described, the first FPGA to explicitly support asynchronous circuit implementation, and its mapping software, which can be used to realize asynchronous interface circuits or to prototype complete asynchronous systems, thus bringing the benefits of rapid prototyping to asynchronous design.
Journal ArticleDOI
An algorithm for exact bounds on the time separation of events in concurrent systems
TL;DR: An efficient algorithm to find exact (tight) bounds on the separation time of events in an arbitrary process graph without conditional behavior is presented, which will form a basis for exploration of timing-constrained synthesis techniques.
Journal ArticleDOI
The Triptych FPGA architecture
TL;DR: Triptych is presented, an FPGA architecture designed to achieve improved logic density with competitive performance by allowing a per-mapping tradeoff between logic and routing resources, and with a routing scheme designed to match the structure of typical circuits.
Journal ArticleDOI
Testing asynchronous circuits: a survey
TL;DR: Different techniques for checking whether an asynchronous circuit has fabrication defects are surveyed, which include approaches to self-checking design, methods for test generation, design for testability, and delay test of asynchronous circuits.