T
Truman Joe
Researcher at Stanford University
Publications - 9
Citations - 992
Truman Joe is an academic researcher from Stanford University. The author has contributed to research in topics: Cache coherence & Cache. The author has an hindex of 9, co-authored 9 publications receiving 990 citations.
Papers
More filters
Proceedings ArticleDOI
The DASH prototype: implementation and performance
Daniel E. Lenoski,James Laudon,Truman Joe,David Nakahira,Luis Stevens,Anoop Gupta,John L. Hennessy +6 more
TL;DR: The hardware overhead of directory-based cache coherence in the prototype of the DASH multiprocessor is examined and the effectiveness of coherent caches and the relationship between an application's reference behavior and its speedup is characterized.
Book
The DASH prototype: logic overhead and performance
Daniel E. Lenoski,James Laudon,Truman Joe,David Nakahira,Luis Stevens,Anoop Gupta,John L. Hennessy +6 more
TL;DR: The DASH project as mentioned in this paper proposes to build large-scale shared-memory multiprocessors with hardware cache coherence, and the performance of the system is discussed and the speedups obtained by a variety of parallel applications running on the prototype are shown.
Journal ArticleDOI
The DASH prototype: Logic overhead and performance
Daniel E. Lenoski,James Laudon,Truman Joe,David Nakahira,Luis Stevens,Anoop Gupta,John L. Hennessy +6 more
TL;DR: The fundamental premise behind the DASH project is that it is feasible to build large-scale shared-memory multiprocessors with hardware cache coherence with a small cost for the ease of programming offered by coherent caches and the potential for higher performance.
Proceedings ArticleDOI
Comparative performance evaluation of cache-coherent NUMA and COMA architectures
TL;DR: In this article, the authors compare the performance of CC-NUMA and COMA and show that COMA's potential for performance improvement is limited to applications where data accesses by different processors are finely interleaved in memory space and, in addition, where capacity misses dominate over coherence misses.
Book
Comparative performance evaluation of cache-coherent NUMA and COMA architectures
TL;DR: It is shown that COMA's potential for performance improvement is limited to applications where data accesses by different processors are finely interleaved in memory space and, in addition, where capacity misses dominate over coherence misses, and a new architectural alternative is proposed that combines the advantages of both CC-NUMA and COMA.