V
Vandna Sikarwar
Researcher at ITM University
Publications - 5
Citations - 44
Vandna Sikarwar is an academic researcher from ITM University. The author has contributed to research in topics: Leakage (electronics) & CMOS. The author has an hindex of 3, co-authored 5 publications receiving 37 citations. Previous affiliations of Vandna Sikarwar include ITM University, Gurgaon, Haryana.
Papers
More filters
Proceedings ArticleDOI
Design and analysis of CMOS ring oscillator using 45 nm technology
TL;DR: Nine stage ring oscillator have been designed with a capacitor of 1 fF at each stage and simulated for various parameters such as delay, noise, jitter and power consumption.
Proceedings ArticleDOI
Optimization of Leakage Current in SRAM Cell Using Shorted Gate DG FinFET
TL;DR: The total leakage of DG FinFET SRAM cell is reduced by 34% after applying self controllable voltage level technique and the sub-threshold leakage current and gate leakage current of internal transistors are observed.
Journal ArticleDOI
Analysis and design of low power SRAM cell using independent gate FinFET
TL;DR: A six transistor SRAM cell based on independent-gate FinFET technology is described in this paper for simultaneously reducing the active and standby mode power consumption.
Journal ArticleDOI
Analysis of Leakage Reduction Techniques in Independent-Gate DG FinFET SRAM Cell
TL;DR: Independent-gate FinFET SRAM cell using various leakage reduction techniques has been simulated using Cadence virtuoso tool in 45 nm technology and power consumption in theSRAM cell is reduced and provides better performance.
Journal ArticleDOI
Analysis of leakage current and power reduction techniques in FinFET based SRAM cell
TL;DR: This work introduces a technique based on threshold voltage, gate oxide thickness and power supply setting together to minimize sub-threshold and gate leakage current of 6T SRAM cell.