scispace - formally typeset
W

W. Zhang

Researcher at Katholieke Universiteit Leuven

Publications -  26
Citations -  635

W. Zhang is an academic researcher from Katholieke Universiteit Leuven. The author has contributed to research in topics: Stacking & Flip chip. The author has an hindex of 11, co-authored 24 publications receiving 571 citations. Previous affiliations of W. Zhang include IMEC.

Papers
More filters
Journal ArticleDOI

Influence of the electron mean free path on the resistivity of thin metal films

TL;DR: In this article, the influence of the electron mean free path on resistivity of thin metal films was discussed, and the simulation results obtained by using Fuchs-Sondheimer's and Mayadas-Shatzkes's models indicate that metals with a smaller electron MEF exhibit the size effect for smaller dimensions.
Proceedings ArticleDOI

Cu/Sn microbumps interconnect for 3D TSV chip stacking

TL;DR: In this paper, transient liquid phase (TLP) bonding technique using Cu-Sn intermetallic is used for die stacking, fast die to wafer pick and place operation followed by collective bonding process is described here for bonding application.
Journal ArticleDOI

Analysis of the size effect in electroplated fine copper wires and a realistic assessment to model copper resistivity

TL;DR: In this article, the authors studied the resistivity of fine copper wires whose feature sizes shrink in two dimensions and showed that the residual resistivity increases with decreasing wire width or height and the temperature-dependent resistivity slightly deviates from that of bulk copper.
Proceedings ArticleDOI

High density Cu-Sn TLP bonding for 3D integration

TL;DR: In this paper, the feasibility of narrow-pitch TLP bonding for the Cu-Sn system in die stacking applications is demonstrated. And several process options for cost reduction, throughput enhancement and thermal budget minimization are explored.
Proceedings ArticleDOI

High density 20μm pitch CuSn microbump process for high-end 3D applications

TL;DR: In this paper, a 20μm pitch CuSn electroplated microbump flip chip process is presented, where the 10μm diameter bumps are organized in an area array, consisting of 440 daisy chains of 1766 bumps each.