Proceedings ArticleDOI
A high-performance host interface for ATM networks
C. Brendan S. Traw,Jonathan M. Smith +1 more
- Vol. 21, Iss: 4, pp 317-325
TLDR
A host interface 1 for an asynchronous transfer mode (ATM) network comprises a Segmenter 2 and Reassembler 3, capable of reassembling an ATM cell in less than 2.7 microseconds.Abstract:
A host interface 1 for an asynchronous transfer mode (ATM) network comprises a Segmenter 2 and Reassembler 3. The host interface 1 is connected to a Sunshine ATM switch 7 via an electrical to optical converter 6 and an IBM RS/6000 workstation 4 via a MicroChannel bus 5. The Reassembler 3 comprises three components, respectively referred to as the Linked List Manager, Dual Port Reassembly Buffer and SONET Interface and VCI Lookup Controller, that are capable of concurrent operation once they are initialized and configured. Those components are capable of reassembling an ATM cell in less than 2.7 microseconds.read more
Citations
More filters
Book
Parallel Computer Architecture: A Hardware/Software Approach
TL;DR: This book explains the forces behind this convergence of shared-memory, message-passing, data parallel, and data-driven computing architectures and provides comprehensive discussions of parallel programming for high performance and of workload-driven evaluation, based on understanding hardware-software interactions.
Patent
Intelligent network storage interface system
TL;DR: In this paper, an interface device is connected to a host by an I/O bus and provides hardware and processing mechanisms for accelerating data transfers between a network and a storage unit, while controlling the data transfers by the host.
Patent
Intelligent Network Interface System and Method for Protocol Processing
Laurence B. Boucher,Stephen E. J. Blightman,Peter K. Craft,David A. Higgen,Clive M. Philbrick,Daryl D. Starr +5 more
TL;DR: In this article, a communication control block (CCB) for a message is defined that allows DMA controllers of the INIC to move data, free of headers, directly to or from a destination or source in the host.
Patent
Intelligent network interface device and system for accelerated communication
Laurence B. Boucher,Stephen E. J. Blightman,Peter K. Craft,David A. Higgen,Clive M. Philbrick,Daryl D. Starr +5 more
TL;DR: The Intelligent Network Interface Card (INIC) or communication processing device (CPD) as mentioned in this paper works with a host computer for data communication and provides a fast path that avoids protocol processing for most messages.
Patent
Allocated and dynamic bandwidth management
Stephen A. Caldara,Stephen A. Hauser,Thomas A. Manning,Robert B. McClure,Matthias L. Colsman +4 more
TL;DR: In this paper, an ATM network switch and method of utilization for adaptively providing integrated services therein is disclosed, in which the allocated bandwidth for one connection has been consumed, or if the connection is not entitled to allocated bandwidth, the connection can use dynamic bandwidth arbitration, or a combination of both allocated and dynamic.
References
More filters
Journal ArticleDOI
Paris: An approach to integrated high‐speed private networks
Israel Cidon,Inder Sarat Gopal +1 more
TL;DR: This paper describes a design of a high-speed packet switching system for integrated voice, video and data communications that makes use of a simplified network architecture in order to achieve the low packet delay and high nodal throughput necessary for the transport of voice and video.
Journal ArticleDOI
The VMP network adapter board (NAB): high-performance network communication for multiprocessors
KanakiaH.,CheritonD. +1 more
TL;DR: In this article, the authors propose a host-to-network adapter interface for high performance computer communication between multiprocessor nodes, which requires significant improvements over conventional HN adapters.
Patent
Signalling apparatus for use in an atm switching system
TL;DR: In this article, a subscriber line signalling apparatus for use in an asynchronous mode communication system includes a switching circuit having a plurality of input terminals and a pluralityof output terminals, and an adaptation processing unit reassembles the fixed length packets to signalling frames and transmits them to a frame processor.
Proceedings ArticleDOI
The VMP network adapter board (NAB): high-performance network communication for multiprocessors
H. Kanakia,David R. Cheriton +1 more
TL;DR: The design of a network adapter board for the VMP multiprocessor machine is described, which uses a host interface that is designed for minimal latency, minimal interrupt processing overhead and minimal system bus and memory access overhead.
Journal ArticleDOI
The design of nectar: a network backplane for heterogeneous multicomputers
TL;DR: The motivation and goals for Nectar are presented and its hardware and software are described and the presentation emphasizes how the goals influenced the design decisions and led to the novel aspects of Nectar.