Proceedings ArticleDOI
A single-chip, ultra high-speed FFT architecture
Kai Zhong Kai Zhong,Guangxi Zhu Guangxi Zhu,Hui He Hui He +2 more
- pp 752-756
Reads0
Chats0
TLDR
This paper presents a single chip ultra high-speed FFT architecture for real-time signal processing based on radix-8 algorithm, supported by a design example, that can calculate a 512-point complex FFT in 0.625 ms.Abstract:
This paper presents a single chip ultra high-speed FFT architecture for real-time signal processing based on radix-8 algorithm. In order to meet such a data sample rate as several hundred MHz, high speed differential I/O interfaces and dedicated block-pipelined architecture are adopted. This idea is supported by a design example, operated at a frequency of 100MHz, a FFT processor based on this architecture can calculate a 512-point complex FFT in 0.625 ms.read more
Citations
More filters
Journal ArticleDOI
CORDIC-based unified VLSI architecture for implementing window functions for real time spectral analysis
TL;DR: This work has proposed a CORDIC (co-ordinate rotation digital computer)-based unified windowing architecture to remove the spectral leakage, picket fence effect and resolution problems with different tradeoff between mainlobe and sidelobe in the frequency domain.
Journal ArticleDOI
CORDIC-based VLSI architecture for real time implementation of flat top window
TL;DR: A novel, flexible and hardware efficient VLSI architecture for flat top window using CORDIC (Co-ordinate rotation digital computer) along with control units to ensure high throughput is proposed.
Proceedings ArticleDOI
High speed FFT processor design using radix − 4 pipelined architecture
Swapnil Badar,D.R. Dandekar +1 more
TL;DR: High speed FFT processor with pipelined architecture which is efficient in terms of latency, with using fastest processing elements using two different types of fixed point multipliers based on Vedic mathematics.
Journal ArticleDOI
High Throughput VLSI Architecture for Blackman Windowing in Real Time Spectral Analysis
TL;DR: This paper presents a high throughput VLSI architecture for Blackman windowing, designed using major blocks like CORDIC and Han-Carlson adder so that a single chip can be used for those applications, where variable length is required.
Journal ArticleDOI
CORDIC-Based VLSI Architecture for Implementing Kaiser-Bessel Window in Real Time Spectral Analysis
TL;DR: CORDIC (CO-ordinate Rotation DIgital Computer) based VLSI architecture for implementing Kaiser-Bessel window has been proposed for real time applications and the parallel-pipelined technique has been adopted for the present design to ensure high throughput.