scispace - formally typeset
Patent

Backside contact for touchchip

Reads0
Chats0
TLDR
In this paper, a contact is formed within an active region of a substrate at the edge of a die, and an interconnect is formed on the opening sidewall to connect the active region contact with a die contact pad on the backside surface of the substrate.
Abstract
A contact is formed within an active region of a substrate at the edge of a die, preferably within the first metallization level in the active region of the substrate. An opening having sloped sidewalls is then etched into the back side of the substrate, exposing a portion of the active region contact. An interconnect is formed on the opening sidewall to connect the active region contact with a die contact pad on the backside surface of the substrate. The active region contact preferably spans a boundary between two die, with the opening preferably etched across the boundary to permit inter-connects on opposing sidewalls of the opening to each contact the active region contact within different die, connecting the active region contact to die contact pads on different dice. The dice are then separated along the boundary, through the active region contact which becomes two separate active region contacts. By forming a shared contact opening spanning two dice, the backside contact is formed around the die edge and the backside surface area necessary for the contact opening is minimized. The backside contact allows direct placement of the integrated circuit die on contacts within the packaging, such as a ball grid array, eliminating the need for wire bonds. The need for a pad etch through passivation material overlying active devices on the front side of the die is also eliminated, and no mask levels are added for the devices formed on the front side.

read more

Citations
More filters
Patent

Semiconductor device, and manufacturing method thereof

TL;DR: In this article, the oxide semiconductor film has at least a crystallized region in a channel region, which is defined as a region of interest (ROI) for a semiconductor device.
Patent

Methods and apparatus for packaging integrated circuit devices

TL;DR: An integrally packaged integrated circuit device including an integrated circuit die including a crystalline substrate having first and second generally planar surfaces and edge surfaces and an active surface formed on the first general planar surface, at least one chip scale packaging layer formed over the active surface and at least 1 electrical contact was connected to circuitry on the active surfaces by at least a pad formed on a first-and second-planar surface as discussed by the authors.
Patent

High-frequency chip packages

TL;DR: In this paper, the authors describe a package semiconductor chip with a chip carrier having a large thermal conductor which can be solder-bonded to a circuit board so as to provide enhanced thermal conductivity to the circuit board and electromagnetic shielding.
Patent

Through-wafer interconnects for photoimager and memory wafers

TL;DR: In this paper, a through-wafer interconnect for imager, memory and other integrated circuit applications is disclosed, thereby eliminating the need for wire bonding, making devices incorporating such interconnects stackable and enabling wafer level packaging for imaging devices.
Patent

Wafer level packaging to lidded chips

TL;DR: In this paper, a lid wafer is assembled with a device wafer, and then the device is severed along the dicing lanes to provide a plurality of lidded microelectronic elements.
References
More filters
Patent

Micromachined chip scale package

TL;DR: In this paper, a chip-scale package comprised of a semiconductor die having a silicon blank laminated to its active surface is presented, where the bond pads of the die are accessed through apertures micromachined through the blank.
Patent

Low cost chip size package and method of fabricating the same

TL;DR: In this paper, a first plurality of metal bumps is formed on a semiconductor wafer containing a plurality of chips, each of the first bumps being in electrical contact with a contact pad on one of the chips.
Patent

Hourglass-shaped conductive connection through semiconductor structures

TL;DR: In this article, a hole is etched, insulated, and metallized to provide the electrically conductive interconnections through the wafer, and active or passive devices may be formed on either or both sides of a wafer and connected to a substrate by solder pads without the use of beam leads or flying lead bonding.
Patent

Wafer fabrication of die-bottom contacts for electronic devices

TL;DR: In this paper, the bottom surface of the substrate of an active circuit is formed by epoxy encapsulating the top surface of a substrate and then back thinned to expose the bottom surfaces of the gold wire.
Patent

Semiconductor structure, assembly and method

A Youmans
TL;DR: In this article, a method for making the holes in the semiconductor body through which the conducting means can extend to the lead structure carried by the first major surface of the semiconducting body and the steps which are required for connecting the conducting-means-to-the-lead-structured substrate are described.