Patent
Data transmission circuit for data buses including feedback circuitry
Reads0
Chats0
TLDR
An improved data transmission circuit for complementary metal oxide semiconductor (CMOS) dynamic random access memory devices having a data input buffer for converting transistor-transistor logic (TTL) input data signals to CMOS logic level true and complement data signals is described in this paper.Abstract:
An improved data transmission circuit for complementary metal oxide semiconductor (CMOS) dynamic random access memory devices having a data input buffer for converting transistor-transistor logic (TTL) input data signals to CMOS logic level true and complement data signals is described. The data transmission circuit includes a pair of transmission gates for transferring the true and complement data signals in a write cycle, a pair of inverting stages connected between respective ones of the transmission gates and true and complement input/output (I/O) bus lines for inverting data signals from the transmission gates to provide the inverted data signals to true and complement I/O bus lines in the write cycle and an equalizing stage for precharging and equalizing true and complement I/O bus lines in a precharge cycle. The data transmission circuit is characterized in that each of the inverting stages can operate under the control of a block selecting clock signal regardless of the precharging voltages of the true and complement I/O bus lines.read more
Citations
More filters
Patent
Integrating receiver with precharge circuitry
Jared L. Zerbe,Bruno W. Garlepp,Pak Shing Chau,Kevin S. Donnelly,Mark A. Horowitz,Stefanos Sidiropoulos,Billy Wayne Garrett,Carl W. Werner +7 more
TL;DR: In this article, the authors propose a multiphase receiver to compensate for intersymbol interference in the sampling of an input signal, which consists of a first integrating receiver to integrate and sample data of the input signal on a first phase of a clock and a second integrating receiver on a second phase of the clock.
Patent
Method and apparatus for receiving high-speed signals with low latency
TL;DR: An apparatus and method for receiving high-speed signals having a wide common-mode range with low input-to-output latency is described in this paper, where an integrator accumulates charge in accordance with an input signal during an integration time interval to produce an output voltage.
Patent
Selectable-tap equalizer
TL;DR: In this article, a signaling circuit consisting of a buffer, a select circuit, and an equalizing circuit is proposed to store a plurality of data values that correspond to data signals transmitted on a signaling path during a first time interval.
Patent
Low-latency equalization in multi-level, multi-line communication systems
TL;DR: In this paper, low-latency equalization mechanisms for multi-PAM communication systems are proposed that reduce delay and complexity in signal correction mechanisms, and compensate for attenuation along a signal transmission line, crosstalk between adjacent lines and signal reflections due to impedance discontinuities along the line.
Patent
Method and apparatus for calibrating a multi-level current mode driver having a plurality of source calibration signals
TL;DR: In this paper, a current controller for a multi-level current mode driver is described, and a comparator is coupled by a coupling network to the multilevel voltage reference and the at least one source calibration signal to the comparator.
References
More filters
Patent
Semiconductor memory device
TL;DR: In this article, the authors proposed to improve the efficiency and accuracy of information writing by deeply inverting the separating region of a source region and a floating gate at writing time in an EPROM, thereby preventing between the source and the drain from punching through.
Patent
Gallium arsenide MESFET memory
TL;DR: In this paper, a gallium arsenide MESFET memory for high speed, low power and radiation hard application is described. But the memory is organized into several columns, each column having several memory cells and a sense amplifier, and the write and read/sense data buses are placed at the input and output of the sense amplifier to provide better impedance matching to the write/read/sense circuits.
Patent
Static memory including data buffer and latch circuits
TL;DR: In this article, a static memory circuit which can stably conduct a write operation with large margins is described, and the memory circuit comprises a plurality of static type memory cells, a first terminal for receiving input data to be written, a second terminal receiving a control signal for changing an operation mode of the memory from a read operation mode to a write operating mode, a latch circuit for holding the input data during the write operation mode, and circuitry for applying the held data by the latch circuit to a selected memory cell.
Patent
Data transmission circuit having decreased parasitic capacitance
TL;DR: In this article, a data transmission circuit for CMOS dynamic random access memory devices having a data input buffer for converting TTL input data signals to CMOS logic level data signals and providing true and complement data signals on a pair of data bus lines is presented.
Patent
Write-drive data controller
TL;DR: In this article, a write drive data control circuit for controlling the transmission of data to a memory array includes data input means for receiving complimentary data signals which are then transmitted to output circuits.