Patent
Decoding of BCH double error correction - triple error detection (DEC-TED) codes
Reads0
Chats0
TLDR
In this paper, the decoding of BCH multiple error correction code codewords with α as a primitive element of the finite field GF (2m) is accomplished by generating syndrome subvectors S1 from all column m-tuple αk positions and syndrome subvector S2 from all table m-touple α3K positions, and then selecting those bit positions K where S1 3 +S2 +QK=0 as the bit or bits in error.Abstract:
Decoding of BCH multiple error correction code codewords with α as a primitive element of the finite field GF (2m) is accomplished by generating syndrome subvectors S1 from all column m-tuple αk positions and syndrome subvectors S2 from all column m-tuple α3K positions, generating a permutation of syndrome subvector S1 for each bit position on the codeword and then selecting those bit positions K where S1 3 +S2 +QK=0 as the bit or bits in error.read more
Citations
More filters
Patent
Disk drive recovering multiple codewords in data sectors using progressively higher order parity codewords
TL;DR: In this article, a disk drive is disclosed comprising a disk and a head actuated over the disk, where each track comprises a plurality of data sectors including a parity sector, the parity sector comprising at least a P 0 parity codeword and a P 1 parity word.
Patent
Control of a personal transporter based on user position
Dean Kamen,Robert R. Ambrogi,James J. Dattolo,Robert J. Duggan,Douglas J. Field,Richard Kurt Heinzmann,Matthew M. Mccambridge,Morrell John B,Michael D. Piedmonte,Richard J. Rosasco +9 more
TL;DR: In this paper, an apparatus controller for prompting a rider to be positioned on a vehicle in such a manner as to reduce lateral instability due to lateral acceleration of the vehicle is presented.
Patent
Semiconductor memory device.
TL;DR: In this paper, the read circuit senses a change in a voltage of the bitline of a bitline, and applies a voltage which is different from the first voltage to the gate of the first transistor when it senses a voltage change.
Patent
High data rate BCH encoder
TL;DR: In this paper, an encoder for selected linear error correcting codes, such as a BCH code, uses relatively low-speed circuitry to generate parities for correcting the code.
Patent
Time domain algebraic encoder/decoder
Gregory L. Mayhew,Henry E. Huey +1 more
TL;DR: In this paper, the Alternant code family including three parallel special purpose Galois Field processors and a timing and control unit is used for encoding and decoding of Alternant codes, which are adapted so that each step of the time domain algorithm is handled by one or more of the processors.
References
More filters
Patent
High speed decoding of Reed-Solomon codes
Chin L. Chen,Mu Y. Hsiao +1 more
TL;DR: In this paper, a simplified and high speed decoding scheme for Reed-Solomon codes capable of correcting up to three symbol errors in code words made up of k data and n-k check symbols where each symbol consists of m binary bits of information is presented.
Patent
Error location apparatus and methods
TL;DR: In this paper, the location of multiple symbols in error is enhanced by using affine polynomial-based apparatus and methods and an algebraic trace function 0 (vector) provides a test for whether or not the location polynomials has roots in the field of interest.
Patent
Method and apparatus for providing for two bits-error detection and correction
Simon Kustedjo,Kuen Hingu Maaku +1 more
TL;DR: In this article, a method and apparatus for detecting errors in a data word and for correcting up to two error bits therein through using Bose-Chaudhuri-Hocquenghem (BCH) codes is presented.
Patent
Double error correcting method and system
Hong Se June,Arvind M. Patel +1 more
TL;DR: In this article, a cyclic code is encoded for double error correction in accordance with the following parity check matrix: where the code length N is given by 2M-1 and Alpha is a prime element of GF(2m) represented by a binary column vector.
Patent
Error data correcting system
TL;DR: In this article, a data input signal having n data words and two check words expressed by W1 to WnPQ as one block is applied through a T-(n+1) operation circuit to a Q register where it is processed for a Q decoding.