Journal ArticleDOI
Dynamic reconfiguration to support concurrent applications
TLDR
The development of a dynamically reconfigurable system that can support multiple applications running concurrently and the impact of supporting concurrency and preloading in reducing application execution time is demonstrated.Abstract:
This paper describes the development of a dynamically reconfigurable system that can support multiple applications running concurrently. A dynamically reconfigurable system allows hardware reconfiguration while part of the reconfigurable hardware is busy computing. An FPGA resource manager (RM) is developed to allocate and de-allocate FPGA resources and to preload FPGA configuration files. For each individual application, different tasks that require FPGA resources are represented as a flow graph which is made available to the RM so as to enable efficient resource management and preloading. The performance of using the RM to support several applications is summarized. The impact of supporting concurrency and preloading in reducing application execution time is demonstrated.read more
Citations
More filters
Journal ArticleDOI
Reconfigurable computing: a survey of systems and software
Katherine Compton,Scott Hauck +1 more
TL;DR: The hardware aspects of reconfigurable computing machines, from single chip architectures to multi-chip systems, including internal structures and external coupling are explored, and the software that targets these machines is focused on.
Journal ArticleDOI
Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks
TL;DR: This paper focuses on a runtime system for guarantee-based scheduling of hard real-time tasks, formulate the scheduling problem for the 1D and 2D resource models and present two heuristics, the horizon and the stuffing technique, to tackle it.
Journal ArticleDOI
ReconOS: Multithreaded programming for reconfigurable computers
Enno Lübbers,Marco Platzner +1 more
TL;DR: The ReconOS programming model and its execution environment is discussed, implementations based on modern platform FPGAs and the operating systems eCos and Linux are presented, time and area overheads of the proposed mechanisms are evaluated and the feasibility of the multithreading design approach is demonstrated on several case studies.
Book ChapterDOI
Multitasking on FPGA Coprocessors
TL;DR: The control software required to support task switching for an application split over the host processor - coprocessor boundary as well as the requirements and features of context saving and restoring in the FPGA cop rocessor context are explored.
Patent
Reconfigurable logic for a computer
H Richard Kendall,John Morelli +1 more
TL;DR: In this paper, a reconfigurable logic circuit (40) with programmable logic (50), interface memory (60), and logic design memory (80) is described, and the interface program responds to the requests by opening a number of coexisting program interfaces.
References
More filters
Journal ArticleDOI
Deterministic Processor Scheduling
TL;DR: This paper surveys the deterministic scheduling of jobs in job-shop and multIprogramming environments, flow-shop schedules, and multiprocessor schedules in terms of optimal constructive algorithms and suboptimal heuristics.
Proceedings ArticleDOI
Configurable computing solutions for automatic target recognition
TL;DR: Algorithms, design tools, and implementation strategies that are being used in a configurable computing system for ATR, using FPGAs to build systems for automatic target recognition (ATR), are described.
Proceedings ArticleDOI
A dynamic reconfiguration run-time system
TL;DR: This work presents the design of an extensible run-time system for managing the dynamic reconfiguration of FPGAs, called RAGE, and incorporates operating-system style services that permit sophisticated and high level operations on circuits.
Proceedings ArticleDOI
Accelerating Boolean satisfiability with configurable hardware
TL;DR: This paper describes and evaluates methods for implementing formula-specific Boolean satisfiability (SAT) solver circuits in configurable hardware and demonstrates promising performance speedups on an important and complex problem with extensive applications in the CAD and AI communities.