Patent
Efficient interpolator for high speed timing recovery
Thomas Conway,Jason D Byrne +1 more
Reads0
Chats0
TLDR
In this paper, a data processing circuit includes a digital data source having an output carrying a sequence of digital signals and an interpolation circuit with a first input coupled to the first output of the pre-filter and a second input coupled with the second output of a prefilter.Abstract:
A data processing circuit includes a digital data source having an output carrying a sequence of digital signals. A pre-filter is coupled to the output of the digital data source. The pre-filter has a first output that carries a second sequence of digital signals and a second output that carries a third sequence of digital signals. The second sequence of digital signals is time shifted relative to the third sequence of digital signals. The circuit also includes an interpolation circuit with a first input coupled to the first output of the pre-filter and a second input coupled to the second output of the pre-filter.read more
Citations
More filters
Patent
Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
TL;DR: In this article, a new category of integrated circuitry and a new methodology for adaptive or reconfigurable computing is proposed, which includes a plurality of heterogeneous computational elements coupled to an interconnection network.
Patent
Programmable logic device including multipliers and configurations thereof to reduce resource utilization
TL;DR: In this paper, the scan chain registers are ANDed with the input registers, and can be loaded with templates of ones and zeroes, which can be used to load filter coefficients, avoiding the use of scarce logic and routing resources of the device.
Patent
Dimmable rearview assembly having a glare sensor
Harold C. Ockerse,Jon H. Bechtel,Joseph S. Stam,Darin D. Tuttle,Wayne J. Rumsey,Jeremy A. Walser +5 more
TL;DR: A rearview assembly of the present invention may include a housing adapted to be mounted to the vehicle, a rearview element disposed in the housing for providing an image to the driver of the rearward view from the vehicle.
Patent
Specialized processing block for programmable logic device
TL;DR: A specialized processing block for a programmable logic device includes circuitry for performing multiplications and sums thereof, as well as circuitry for rounding the result as mentioned in this paper, which can selectably perform roundto-nearest and round-to-even operations.
Patent
Reconfigurable filter node for an adaptive computing machine
TL;DR: In this paper, a reconfigurable filter node including an input data memory adapted to store a plurality of input data values, a filter coefficient memory used to store filter coefficients, and a multiplicative and accumulative unit adapted to multiply the output of the pre-adder by a filter coefficients and accumulate the result.
References
More filters
Journal ArticleDOI
Interpolation in digital modems. I. Fundamentals
TL;DR: The author describes the fundamental equation for interpolation, proposes a method for control, and outlines the signal-processing characteristics appropriate to an interpolator.
Journal ArticleDOI
Interpolation in digital modems. II. Implementation and performance
L. Erup,F.M. Gardner,R.A. Harris +2 more
TL;DR: The NCO-based control method presented in Part I is shown to be equivalent to a conventional phase locked loop and its operation is verified by simulation, demonstrating that simple interpolators give excellent performance.
Patent
Sampled amplitude read channel employing interpolated timing recovery
TL;DR: In this paper, the authors propose an interpolating timing recovery circuit, responsive to the equalized channel samples, computes an interpolation interval τ and, in response thereto, generates interpolated sample values substantially synchronized to the baud rate.
Patent
Sampled amplitude read channel employing a user data frequency synthesizer and a servo data frequency synthesizer
Tyson Tuttle,Diwakar Vishakhadatta,Jerrel P. Hein,David R. Welland,David E. Reed,Richard T. Behrens,William G. Bliss,Paul M. Romano,Trent Dudley,Christopher P. Zook +9 more
TL;DR: In this paper, the authors propose a magnetic disk storage system for reading data recorded in concentric tracks on a magnetic medium, where the data comprises user data sectors recorded at varying data rates across a plurality of predefined zones and embedded servo data sector recorded at the same data rate across the zones.
Patent
Sampled amplitude read channel employing a residue number system FIR filter in an adaptive equalizer and in interpolated timing recovery
TL;DR: In this paper, a sampled amplitude read channel is disclosed for disk storage systems which asynchronously samples an analog read signal, adaptively equalizes the resulting discrete time sample values according to a target partial response, extracts synchronous sample values through interpolated timing recovery, and detects digital data from the synchronized sample values using a Viterbi sequence detector.