Patent
Flip-flop circuit
Reads0
Chats0
TLDR
In this article, two-input NAND gates 12 and 13 and the selector circuits 14 and 15 are added on a D type FF circuit 11 to simplify a test by switching an FF circuit to a combinational circuit by switching input via a selector circuit.Abstract:
PURPOSE:To simplify a test by switching an FF circuit to a combinational circuit by switching input via a selector circuit. CONSTITUTION:Two-input NAND gates 12 and 13 and the selector circuits 14 and 15 are added on a D type FF circuit 11. Set input and data input are connected to the circuit 14 via the gate 12, and clock input and reset input to the circuit 15 via the gate 13, and the output Q, Q of the FF11 and that of the gates 12 and 13 are selected by switching mode switching input M1, and are outputted from the circuits 14 and 15. Thereby, since all of the sequential circuit groups 17 and 19 can be converted to the combinational circuit groups 16, 18, and 20 logically by the mode switching input M1 even in a circuit of logical construction in which the combinational circuit groups 16, 18, and 20 and the sequential circuit groups 17 and 19 are connected alternately, it is possible to generate a test pattern easily.read more
Citations
More filters
Patent
System technique for detecting soft errors in statically coupled CMOS logic
TL;DR: In this paper, a compare circuit coupled to the first and second circuits compares the sensing of the first signal by the two circuits, and generates an error signal in response to a non-compare.
Patent
On chip alpha-particle detector
Kerry Bernstein,Andres Bryant,Wayne J. Howell,William A. Klaasen,Wilbur D. Pricer,Anthony K. Stamper +5 more
TL;DR: In this paper, a reverse biased Schottky diode was used to detect particle emissions from a source and a particle detector between the source and an IC chip for detecting particle emissions.
Patent
Data holding circuit
TL;DR: In this article, a data holding circuit includes a first data holding unit, a second data hold unit and a selection unit, and the selection unit selects an output from the first holding unit when the input data has the first level, and selects from the second hold unit when input data have the second level.
Patent
High-speed emitter-coupled logic buffer
TL;DR: In this article, the output voltage of an emitter-coupled logic (ECL) buffer circuit using two differential pairs of transistors to limit the output of the buffer to ECL signal levels was investigated.
Patent
Bipolar flip-flop circuit with improved noise immunity
TL;DR: In this paper, a semiconductor integrated bipolar flip-flop circuit with bipolar transistors is described. But the transistors involved in setting and resetting are not connected directly to a p-type diffused resistor.