Patent
Method and apparatus for mapping flip-flop logic onto shift register logic
TLDR
In this article, a method and apparatus for mapping flip-flop logic onto shift register logic is described, and a shift register is instantiated in a logical description of the circuit design for the chain of flips.Abstract:Â
Method and apparatus for mapping flip-flop logic onto shift register logic is described. In one example, a method of processing flip-flop logic in a circuit design for implementation in an integrated circuit is provided. A chain of flip-flops in the circuit design is identified. The chain of flip-flops includes first and second control signals. A shift register is instantiated in a logical description of the circuit design for the chain of flip-flops. A shift register is instantiated in the logical description for the chain of flip-flops. First and second control chains of flip-flops are instantiated in the logical description for the first and second control signals, respectively. A multiplexer is instantiated in the logical description and is configured to select among an output of the shift register, an asserted logic state, and a de-asserted logic state based on outputs of the first and second control chains.read more
Citations
More filters
Patent
Buses for pattern-recognition processors
TL;DR: In this paper, the authors present methods and systems that include a pattern-recognition processor (14), a central processing unit (CPU) (20), and memory (100) coupled to the CPU (20) via a memory bus (98).
Patent
Devices, systems, and methods to synchronize simultaneous dma parallel processing of a single data stream by multiple devices
TL;DR: In this article, the authors describe a system that includes a device that includes one or more pattern-recognition processors in a pattern recognition cluster, for synchronized processing of a data stream.
Patent
Multi-level hierarchical routing matrices for pattern-recognition processors
Harold B Noyes,David R. Brown +1 more
TL;DR: Multi-level hierarchical routing matrices for pattern-recognition processors are provided in this paper, which include one or more programmable and/or non-programmable connections in and between levels of the matrix.
Patent
Memory management for a hierarchical memory system
TL;DR: In this article, a memory management system may include a table having multiple virtual memory addresses, each virtual memory address may correspond to a physical memory address and data that identifies a type of memory device corresponding to the physical address.
Patent
Methods and systems for data analysis in a state machine
David R. Brown,Harold B Noyes +1 more
TL;DR: In this paper, a match element is defined that includes a first data input configured to receive a first result, wherein the first result is of an analysis performed on at least a portion of a data stream by an element of a state machine.
References
More filters
Patent
Configurable logic element
TL;DR: A configurable logic circuit achieves versatility by including a configurable combinational logic element, configurable storage circuit, and configurable output select logic as discussed by the authors, which can be configured to operate as a D flip flop, an RS latch, a transparent latch with or without set and reset inputs, or as an edge detector.
Patent
Behavior processor system and method
TL;DR: The Behavior Processor (3110) as discussed by the authors is a system for generating hardware elements from normally non-synthesizable code elements for placement on an FPGA device called a Behavior Processor.
Patent
Reed-Solomon code system employing k-bit serial techniques for encoding and burst error trapping
Neal Glover,Trent Dudley +1 more
TL;DR: In this paper, an improved system for Reed-Solomon and related codes is described, which employs a k-bit-serial shift register for encoding and residue generation for decoding.
Patent
Cooperative-word linear array parallel processor
TL;DR: A "cooperative-word" linear array parallel processor comprises many logically identical memory words or micro-processors ordered in a linear array by a chaining channel as mentioned in this paper, which allows highly parallel word-cooperative operations such as pair-wise arithmetic.
Patent
Apparatus for scannable D-flip-flop which scans test data independent of the system clock
TL;DR: The scannable-D-flip-flops as discussed by the authors can operate in a normal mode of operation or in a scan/test mode, depending on the system clock.